Robustness and Usability in Modern Design Flows
The size of technically producible integrated circuits increases continuously. But the ability to design and verify these circuits does not keep up with this development. Therefore today’s design flow has to be improved to achieve a higher productivity. In Robustness and Usability in Modern Design F...
| Main Authors: | Fey, Görschwin (Author), Drechsler, Rolf (Author) |
|---|---|
| Corporate Author: | SpringerLink (Online service) |
| Format: | Electronic eBook |
| Language: | English |
| Published: |
Dordrecht :
Springer Netherlands,
2008.
|
| Subjects: | |
| Online Access: | Full Text via HEAL-Link |
Similar Items
-
A Roadmap for Formal Property Verification
by: DasGupta, Pallab
Published: (2006) -
High Performance Integer Arithmetic Circuit Design on FPGA Architecture, Implementation and Design Automation /
by: Palchaudhuri, Ayan, et al.
Published: (2016) -
Digital Logic Design Using Verilog Coding and RTL Synthesis /
by: Taraate, Vaibbhav
Published: (2016) -
Advanced Symbolic Analysis for VLSI Systems Methods and Applications /
by: Shi, Guoyong, et al.
Published: (2014) -
VLSI Physical Design: From Graph Partitioning to Timing Closure
by: Kahng, Andrew B., et al.
Published: (2011)