Robustness and Usability in Modern Design Flows
The size of technically producible integrated circuits increases continuously. But the ability to design and verify these circuits does not keep up with this development. Therefore today’s design flow has to be improved to achieve a higher productivity. In Robustness and Usability in Modern Design F...
Κύριοι συγγραφείς: | Fey, Görschwin (Συγγραφέας), Drechsler, Rolf (Συγγραφέας) |
---|---|
Συγγραφή απο Οργανισμό/Αρχή: | SpringerLink (Online service) |
Μορφή: | Ηλεκτρονική πηγή Ηλ. βιβλίο |
Γλώσσα: | English |
Έκδοση: |
Dordrecht :
Springer Netherlands,
2008.
|
Θέματα: | |
Διαθέσιμο Online: | Full Text via HEAL-Link |
Παρόμοια τεκμήρια
-
A Roadmap for Formal Property Verification
ανά: DasGupta, Pallab
Έκδοση: (2006) -
High Performance Integer Arithmetic Circuit Design on FPGA Architecture, Implementation and Design Automation /
ανά: Palchaudhuri, Ayan, κ.ά.
Έκδοση: (2016) -
Digital Logic Design Using Verilog Coding and RTL Synthesis /
ανά: Taraate, Vaibbhav
Έκδοση: (2016) -
Advanced Symbolic Analysis for VLSI Systems Methods and Applications /
ανά: Shi, Guoyong, κ.ά.
Έκδοση: (2014) -
VLSI Physical Design: From Graph Partitioning to Timing Closure
ανά: Kahng, Andrew B., κ.ά.
Έκδοση: (2011)