Direct Transistor-level Layout for Digital Blocks
Cell-based design methodologies have dominated layout generation of digital circuits. Unfortunately, the growing demands for transparent process portability, increased performance, and low-level device sizing for timing/power are poorly handled in a fixed cell library. Direct Transistor-Level Layout...
| Main Authors: | Gopalakrishnan, Prakash (Author), Rutenbar, Rob A. (Author) |
|---|---|
| Corporate Author: | SpringerLink (Online service) |
| Format: | Electronic eBook |
| Language: | English |
| Published: |
Boston, MA :
Springer US,
2005.
|
| Subjects: | |
| Online Access: | Full Text via HEAL-Link |
Similar Items
-
Direct Transistor-level Layout for Digital Blocks
by: Gopalakrishnan, Prakash
Published: (2005) -
Rapid Prototyping of Digital Systems
by: Hamblen, James O., et al.
Published: (2002) -
CTL for Test Information of Digital ICS
by: Kapur, Rohit
Published: (2002) -
Digital Design and Implementation with Field Programmable Devices
by: Navabi, Zainalabedin
Published: (2005) -
Rapid Prototyping of Digital Systems
by: Hamblen, James O., et al.
Published: (2006)