Static Crosstalk-Noise Analysis For Deep Sub-Micron Digital Designs /
As the feature size decreases in deep sub-micron designs, coupling capacitance becomes the dominant factor in total capacitance. The resulting crosstalk noise may be responsible for signal integrity issues and significant timing variation. Traditionally, static timing analysis tools have ignored cro...
| Main Authors: | Chen, Pinhong (Author), Kirkpatrick, Desmond A. (Author), Keutzer, Kurt (Author) |
|---|---|
| Corporate Author: | SpringerLink (Online service) |
| Format: | Electronic eBook |
| Language: | English |
| Published: |
Boston, MA :
Springer US,
2004.
|
| Subjects: | |
| Online Access: | Full Text via HEAL-Link |
Similar Items
-
Regular Fabrics in Deep Sub-Micron Integrated-Circuit Design
by: Mo, Fan, et al.
Published: (2004) -
Substrate Noise Analysis and Optimization for IC Design /
by: Charbon, Edoardo, et al.
Published: (2001) -
Closing the Gap Between ASIC & Custom Tools and Techniques for High-Performance ASIC Design /
by: Chinnery, David, et al.
Published: (2002) -
Interconnect Noise Optimization in Nanometer Technologies
by: Elgamel, Mohamed A., et al.
Published: (2006) -
Rapid Prototyping of Digital Systems
by: Hamblen, James O., et al.
Published: (2002)