CMOS SRAM Circuit Design and Parametric Test in Nano-Scaled Technologies Process-Aware SRAM Design and Test /
As technology scales into nano-meter region, design and test of Static Random Access Memories (SRAMs) becomes a highly complex task. Process disturbances and various defect mechanisms contribute to the increasing number of unstable SRAM cells with parametric sensitivity. Growing sizes of SRAM arrays...
Κύριοι συγγραφείς: | Pavlov, Andrei (Συγγραφέας), Sachdev, Manoj (Συγγραφέας) |
---|---|
Συγγραφή απο Οργανισμό/Αρχή: | SpringerLink (Online service) |
Μορφή: | Ηλεκτρονική πηγή Ηλ. βιβλίο |
Γλώσσα: | English |
Έκδοση: |
Dordrecht :
Springer Netherlands,
2008.
|
Σειρά: | Frontiers In Electronic Testing,
40 |
Θέματα: | |
Διαθέσιμο Online: | Full Text via HEAL-Link |
Παρόμοια τεκμήρια
-
Emerging Technologies and Circuits
Έκδοση: (2010) -
Embedded Memories for Nano-Scale VLSIs
Έκδοση: (2009) -
Ultra-Low Voltage Nano-Scale Memories
Έκδοση: (2007) -
Memory Controllers for Real-Time Embedded Systems Predictable and Composable Real-Time Systems /
ανά: Akesson, Benny, κ.ά.
Έκδοση: (2012) -
3D Flash Memories
Έκδοση: (2016)