CMOS SRAM Circuit Design and Parametric Test in Nano-Scaled Technologies Process-Aware SRAM Design and Test /
As technology scales into nano-meter region, design and test of Static Random Access Memories (SRAMs) becomes a highly complex task. Process disturbances and various defect mechanisms contribute to the increasing number of unstable SRAM cells with parametric sensitivity. Growing sizes of SRAM arrays...
| Main Authors: | Pavlov, Andrei (Author), Sachdev, Manoj (Author) |
|---|---|
| Corporate Author: | SpringerLink (Online service) |
| Format: | Electronic eBook |
| Language: | English |
| Published: |
Dordrecht :
Springer Netherlands,
2008.
|
| Series: | Frontiers In Electronic Testing,
40 |
| Subjects: | |
| Online Access: | Full Text via HEAL-Link |
Similar Items
-
Emerging Technologies and Circuits
Published: (2010) -
Embedded Memories for Nano-Scale VLSIs
Published: (2009) -
Ultra-Low Voltage Nano-Scale Memories
Published: (2007) -
Memory Controllers for Real-Time Embedded Systems Predictable and Composable Real-Time Systems /
by: Akesson, Benny, et al.
Published: (2012) -
3D Flash Memories
Published: (2016)