Low-Power High-Speed ADCs for Nanometer CMOS Integration
Low-Power High-Speed ADCs for Nanometer CMOS Integration is about the design and implementation of ADC in nanometer CMOS processes that achieve lower power consumption for a given speed and resolution than previous designs, through architectural and circuit innovations that take advantage of unique...
Main Authors: | Cao, Zhiheng (Author), Yan, Shouli (Author) |
---|---|
Corporate Author: | SpringerLink (Online service) |
Format: | Electronic eBook |
Language: | English |
Published: |
Dordrecht :
Springer Netherlands,
2008.
|
Series: | Analog Circuits and Signal Processing Series
|
Subjects: | |
Online Access: | Full Text via HEAL-Link |
Similar Items
-
Linear CMOS RF Power Amplifiers A Complete Design Workflow /
by: Solar Ruiz, Hector, et al.
Published: (2014) -
Power Management of Digital Circuits in Deep Sub-Micron CMOS Technologies
by: Henzler, Stephan
Published: (2007) -
Power Switching Components Theory, Applications and Future Trends /
by: Niayesh, Kaveh, et al.
Published: (2017) -
Design and Power Quality Improvement of Photovoltaic Power System
by: A. Elbaset, Adel, et al.
Published: (2017) -
CMOS Circuits for Piezoelectric Energy Harvesters Efficient Power Extraction, Interface Modeling and Loss Analysis /
by: Hehn, Thorsten, et al.
Published: (2015)