Generating Hardware Assertion Checkers For Hardware Verification, Emulation, Post-Fabrication Debugging and On-Line Monitoring /
Assertion-based design is a powerful new paradigm that is facilitating quality improvement in electronic design. Assertions are statements used to describe properties of the design (I.e., design intent), that can be included to actively check correctness throughout the design cycle and even the life...
Κύριοι συγγραφείς: | Boulé, Marc (Συγγραφέας), Zilic, Zeljko (Συγγραφέας) |
---|---|
Συγγραφή απο Οργανισμό/Αρχή: | SpringerLink (Online service) |
Μορφή: | Ηλεκτρονική πηγή Ηλ. βιβλίο |
Γλώσσα: | English |
Έκδοση: |
Dordrecht :
Springer Netherlands,
2008.
|
Θέματα: | |
Διαθέσιμο Online: | Full Text via HEAL-Link |
Παρόμοια τεκμήρια
-
Hardware Verification with C++ A Practitioner’s Handbook /
ανά: Mintz, Mike, κ.ά.
Έκδοση: (2006) -
Hardware Verification with SystemVerilog An Object-Oriented Framework /
ανά: Mintz, Mike, κ.ά.
Έκδοση: (2007) -
The Verillog® Hardware Description Language
ανά: Thomas, Donald E., κ.ά.
Έκδοση: (2002) -
Advances in Design Methods from Modeling Languages for Embedded Systems and SoC’s Selected Contributions on Specification, Design, and Verification from FDL 2009 /
Έκδοση: (2010) -
Digital VLSI Design with Verilog A Textbook from Silicon Valley Technical Institute /
ανά: Williams, John
Έκδοση: (2008)