Generating Hardware Assertion Checkers For Hardware Verification, Emulation, Post-Fabrication Debugging and On-Line Monitoring /
Assertion-based design is a powerful new paradigm that is facilitating quality improvement in electronic design. Assertions are statements used to describe properties of the design (I.e., design intent), that can be included to actively check correctness throughout the design cycle and even the life...
Main Authors: | Boulé, Marc (Author), Zilic, Zeljko (Author) |
---|---|
Corporate Author: | SpringerLink (Online service) |
Format: | Electronic eBook |
Language: | English |
Published: |
Dordrecht :
Springer Netherlands,
2008.
|
Subjects: | |
Online Access: | Full Text via HEAL-Link |
Similar Items
-
Hardware Verification with C++ A Practitioner’s Handbook /
by: Mintz, Mike, et al.
Published: (2006) -
Hardware Verification with SystemVerilog An Object-Oriented Framework /
by: Mintz, Mike, et al.
Published: (2007) -
The Verillog® Hardware Description Language
by: Thomas, Donald E., et al.
Published: (2002) -
Advances in Design Methods from Modeling Languages for Embedded Systems and SoC’s Selected Contributions on Specification, Design, and Verification from FDL 2009 /
Published: (2010) -
Digital VLSI Design with Verilog A Textbook from Silicon Valley Technical Institute /
by: Williams, John
Published: (2008)