High-Level Synthesis From Algorithm to Digital Circuit /
The successful usage of Hardware Description Languages like VHDL and Verilog in design flows is mainly due to the availability of efficient synthesis methods and tools that enable the translation of RTL designs into optimized gate-level implementations. Many expect that the same approach could be ef...
Corporate Author: | SpringerLink (Online service) |
---|---|
Other Authors: | Coussy, Philippe (Editor), Morawiec, Adam (Editor) |
Format: | Electronic eBook |
Language: | English |
Published: |
Dordrecht :
Springer Netherlands,
2008.
|
Subjects: | |
Online Access: | Full Text via HEAL-Link |
Similar Items
-
New Data Structures and Algorithms for Logic Synthesis and Verification
by: Amaru, Luca Gaetano
Published: (2017) -
Introduction to Logic Circuits & Logic Design with Verilog
by: LaMeres, Brock J.
Published: (2017) -
Introduction to Logic Circuits & Logic Design with VHDL
by: LaMeres, Brock J.
Published: (2017) -
Testing of Interposer-Based 2.5D Integrated Circuits
by: Wang, Ran, et al.
Published: (2017) -
From Variability Tolerance to Approximate Computing in Parallel Integrated Architectures and Accelerators
by: Rahimi, Abbas, et al.
Published: (2017)