High-Level Synthesis From Algorithm to Digital Circuit /
The successful usage of Hardware Description Languages like VHDL and Verilog in design flows is mainly due to the availability of efficient synthesis methods and tools that enable the translation of RTL designs into optimized gate-level implementations. Many expect that the same approach could be ef...
Συγγραφή απο Οργανισμό/Αρχή: | SpringerLink (Online service) |
---|---|
Άλλοι συγγραφείς: | Coussy, Philippe (Επιμελητής έκδοσης), Morawiec, Adam (Επιμελητής έκδοσης) |
Μορφή: | Ηλεκτρονική πηγή Ηλ. βιβλίο |
Γλώσσα: | English |
Έκδοση: |
Dordrecht :
Springer Netherlands,
2008.
|
Θέματα: | |
Διαθέσιμο Online: | Full Text via HEAL-Link |
Παρόμοια τεκμήρια
-
New Data Structures and Algorithms for Logic Synthesis and Verification
ανά: Amaru, Luca Gaetano
Έκδοση: (2017) -
Introduction to Logic Circuits & Logic Design with Verilog
ανά: LaMeres, Brock J.
Έκδοση: (2017) -
Introduction to Logic Circuits & Logic Design with VHDL
ανά: LaMeres, Brock J.
Έκδοση: (2017) -
Testing of Interposer-Based 2.5D Integrated Circuits
ανά: Wang, Ran, κ.ά.
Έκδοση: (2017) -
From Variability Tolerance to Approximate Computing in Parallel Integrated Architectures and Accelerators
ανά: Rahimi, Abbas, κ.ά.
Έκδοση: (2017)