Offset Reduction Techniques in Highspeed Analog-To-Digital Converters Analysis, Design and Tradeoffs /
Offset Reduction Techniques in High-Speed Analog-to-Digital Converters analyzes, describes the design, and presents test results of Analog-to-Digital Converters (ADCs) employing the three main high-speed architectures: flash, two-step flash and folding and interpolation. The advantages and limitatio...
| Main Authors: | Figueiredo, Pedro M. (Author), Vital, JoÃo C. (Author) |
|---|---|
| Corporate Author: | SpringerLink (Online service) |
| Format: | Electronic eBook |
| Language: | English |
| Published: |
Dordrecht :
Springer Netherlands,
2009.
|
| Series: | Analog Circuits and Signal Processing Series
|
| Subjects: | |
| Online Access: | Full Text via HEAL-Link |
Similar Items
-
Dynamic Offset Compensated CMOS Amplifiers
by: Witte, Johan F., et al.
Published: (2009) -
Analog Circuit Design Robust Design, Sigma Delta Converters, RFID /
Published: (2011) -
Robust Sigma Delta Converters And Their Application in Low-Power Highly-Digitized Flexible Receivers /
by: van Veldhoven, Robert H.M, et al.
Published: (2011) -
Design and Implementation of Fully-Integrated Inductive DC-DC Converters in Standard CMOS
by: Wens, Mike, et al.
Published: (2011) -
Proceedings of the Third International Conference on Trends in Information, Telecommunication and Computing
Published: (2013)