Offset Reduction Techniques in Highspeed Analog-To-Digital Converters Analysis, Design and Tradeoffs /
Offset Reduction Techniques in High-Speed Analog-to-Digital Converters analyzes, describes the design, and presents test results of Analog-to-Digital Converters (ADCs) employing the three main high-speed architectures: flash, two-step flash and folding and interpolation. The advantages and limitatio...
Κύριοι συγγραφείς: | Figueiredo, Pedro M. (Συγγραφέας), Vital, JoÃo C. (Συγγραφέας) |
---|---|
Συγγραφή απο Οργανισμό/Αρχή: | SpringerLink (Online service) |
Μορφή: | Ηλεκτρονική πηγή Ηλ. βιβλίο |
Γλώσσα: | English |
Έκδοση: |
Dordrecht :
Springer Netherlands,
2009.
|
Σειρά: | Analog Circuits and Signal Processing Series
|
Θέματα: | |
Διαθέσιμο Online: | Full Text via HEAL-Link |
Παρόμοια τεκμήρια
-
Dynamic Offset Compensated CMOS Amplifiers
ανά: Witte, Johan F., κ.ά.
Έκδοση: (2009) -
Analog Circuit Design Robust Design, Sigma Delta Converters, RFID /
Έκδοση: (2011) -
Robust Sigma Delta Converters And Their Application in Low-Power Highly-Digitized Flexible Receivers /
ανά: van Veldhoven, Robert H.M, κ.ά.
Έκδοση: (2011) -
Design and Implementation of Fully-Integrated Inductive DC-DC Converters in Standard CMOS
ανά: Wens, Mike, κ.ά.
Έκδοση: (2011) -
Proceedings of the Third International Conference on Trends in Information, Telecommunication and Computing
Έκδοση: (2013)