Minimizing and Exploiting Leakage in VLSI Design
Minimizing and Exploiting Leakage in VLSI Design Nikhil Jayakumar, Suganth Paul, Rajesh Garg, Kanupriya Gulati and Sunil P. Khatri Power consumption of VLSI (Very Large Scale Integrated) circuits has been growing at an alarmingly rapid rate. This increase in power consumption, coupled with the incre...
| Main Authors: | Jayakumar, Nikhil (Author), Paul, Suganth (Author), Garg, Rajesh (Author), Gulati, Kanupriya (Author), Khatri, Sunil P. (Author) |
|---|---|
| Corporate Author: | SpringerLink (Online service) |
| Format: | Electronic eBook |
| Language: | English |
| Published: |
Boston, MA :
Springer US,
2010.
|
| Subjects: | |
| Online Access: | Full Text via HEAL-Link |
Similar Items
-
Minimizing and Exploiting Leakage in VLSI Design
by: Jayakumar, Nikhil
Published: (2010) -
Analysis and Design of Resilient VLSI Circuits Mitigating Soft Errors and Process Variations /
by: Garg, Rajesh, et al.
Published: (2010) -
Hardware Acceleration of EDA Algorithms Custom ICs, FPGAs and GPUs /
by: Gulati, Kanupriya, et al.
Published: (2010) -
On and Off-Chip Crosstalk Avoidance in VLSI Design
by: Duan, Chunjie, et al.
Published: (2010) -
Principles of VLSI RTL Design A Practical Guide /
by: Churiwala, Sanjay, et al.
Published: (2011)