FPGA Design Best Practices for Team-based Design /

• Κύριος συγγραφέας: Simpson, Philip (Συγγραφέας)
• Συγγραφή απο Οργανισμό/Αρχή: SpringerLink (Online service)
• Μορφή: Ηλεκτρονική πηγή Ηλ. βιβλίο
• Γλώσσα: English
• Έκδοση: New York, NY : Springer New York : Imprint: Springer, 2010.
• Θέματα: Engineering.; Computer-aided engineering.; Electronic circuits.; Circuits and Systems.; Computer-Aided Engineering (CAD, CAE) and Design.

 FPGA Design: Best Practices for Team-based Design Philip Simpson Many Companies struggle with establishing a working FPGA design methodology across design teams in their Company. As design teams become more dispersed globally, the need increases for a standard design methodology. This book describes best practices for successful FPGA design. It is the result of the author’s meetings with hundreds of customers on the challenges facing each of their FPGA design teams. By gaining an understanding into their design environments, processes, what works and what does not work, key areas of concern in implementing system designs have been identified and a recommended design methodology to overcome these challenges has been developed. This book’s content has a strong focus on design teams that are spread across sites. The goal being to increase the productivity of FPGA design teams by establishing a common methodology across design teams; enabling the exchange of design blocks across teams. Coverage includes the complete FPGA design flow, from the basics to advanced techniques. • Presents complete, field-tested methodology for FPGA design, focused on design reuse across design teams; • Offers best practices for FPGA timing closure, in-system debug, and board design; • Details techniques to resolve common pitfalls in designing with FPGAs. 

 Best Practices for Successful FPGA Design -- Project Management -- Design Specification -- Resource Scoping -- Design Environment -- Board Design -- Power and Thermal Analysis -- RTL Design -- IP and Design Reuse -- The Hardware to Software Interface -- Functional Verification -- Timing Closure -- In-System Debug -- Design Sign-Off.