Coupled Data Communication Techniques for High-Performance and Low-Power Computing
Designers of next-generation high-performance computer systems face a host of technical challenges. For the past several decades, rising clock frequencies and increased chip integration have fueled the growth of computer performance. Now these trends have slowed: power and complexity constrains furt...
Corporate Author: | SpringerLink (Online service) |
---|---|
Other Authors: | Ho, Ron (Editor), Drost, Robert (Editor) |
Format: | Electronic eBook |
Language: | English |
Published: |
Boston, MA :
Springer US,
2010.
|
Series: | Integrated Circuits and Systems,
|
Subjects: | |
Online Access: | Full Text via HEAL-Link |
Similar Items
-
Low Power Methodology Manual For System-on-Chip Design /
by: Keating, Michael, et al.
Published: (2007) -
Low-Power High-Level Synthesis for Nanoscale CMOS Circuits
by: Patra, Priyardarsan, et al.
Published: (2008) -
Ultra-Low Voltage Nano-Scale Memories
Published: (2007) -
Closing the Power Gap Between ASIC & Custom Tools and Techniques for Low Power Design /
by: Chinnery, David, et al.
Published: (2007) -
Coupled Data Communication Techniques for High-Performance and Low-Power Computing
by: Ho, Ron
Published: (2010)