Text this: The Power of Assertions in SystemVerilog