Αποστολή με SMS: The Power of Assertions in SystemVerilog