Scalable Multi-core Architectures Design Methodologies and Tools /

As Moore’s law continues to unfold, two important trends have recently emerged. First, the growth of chip capacity is translated into a corresponding increase of number of cores. Second, the parallalization of the computation and 3D integration technologies lead to distributed memory architectures....

Πλήρης περιγραφή

Λεπτομέρειες βιβλιογραφικής εγγραφής
Συγγραφή απο Οργανισμό/Αρχή: SpringerLink (Online service)
Άλλοι συγγραφείς: Soudris, Dimitrios (Επιμελητής έκδοσης), Jantsch, Axel (Επιμελητής έκδοσης)
Μορφή: Ηλεκτρονική πηγή Ηλ. βιβλίο
Γλώσσα:English
Έκδοση: New York, NY : Springer New York, 2012.
Έκδοση:1.
Θέματα:
Διαθέσιμο Online:Full Text via HEAL-Link
LEADER 03182nam a22004575i 4500
001 978-1-4419-6778-7
003 DE-He213
005 20151204173638.0
007 cr nn 008mamaa
008 111014s2012 xxu| s |||| 0|eng d
020 |a 9781441967787  |9 978-1-4419-6778-7 
024 7 |a 10.1007/978-1-4419-6778-7  |2 doi 
040 |d GrThAP 
050 4 |a TK7888.4 
072 7 |a TJFC  |2 bicssc 
072 7 |a TEC008010  |2 bisacsh 
082 0 4 |a 621.3815  |2 23 
245 1 0 |a Scalable Multi-core Architectures  |h [electronic resource] :  |b Design Methodologies and Tools /  |c edited by Dimitrios Soudris, Axel Jantsch. 
250 |a 1. 
264 1 |a New York, NY :  |b Springer New York,  |c 2012. 
300 |a XIV, 223 p.  |b online resource. 
336 |a text  |b txt  |2 rdacontent 
337 |a computer  |b c  |2 rdamedia 
338 |a online resource  |b cr  |2 rdacarrier 
347 |a text file  |b PDF  |2 rda 
505 0 |a Part I: HS/SW/ Building Blocks: Architecture, Methods, and Techniques -- 1. Memory Architecture and Management in an NoC Platform -- 2. Application-Specific Multi-Threaded Dynamic Memory Management -- 3. Power Management Architecture in McNoC -- 4. ASIP Exploration and Design -- Part II: System-level Exploration -- 5. System Exploration -- 6. MPA: Parallelization Made Easy -- Part III: Industrial Applications -- 7. MPSoC Architecture Performance Analysis for Agile SDR Radio Applications -- 8. Application of the MOSART Flow on the WiMAX (802.16e) PHY. 
520 |a As Moore’s law continues to unfold, two important trends have recently emerged. First, the growth of chip capacity is translated into a corresponding increase of number of cores. Second, the parallalization of the computation and 3D integration technologies lead to distributed memory architectures. This book provides a current snapshot of industrial and academic research, conducted as part of the European FP7 MOSART project, addressing urgent challenges in many-core architectures and application mapping.  It addresses the architectural design of many core chips, memory and data management, power management, design and programming methodologies. It also describes how new techniques have been applied in various industrial case studies. Describes trends towards distributed memory architectures and distributed power management; Integrates Network on Chip with distributed, shared memory architectures; Demonstrates novel design methodologies and frameworks for multi-core design space exploration; Shows how midlleware services (dynamic data management) can be integrated into and support by the platform.    . 
650 0 |a Engineering. 
650 0 |a Computer-aided engineering. 
650 0 |a Electronic circuits. 
650 1 4 |a Engineering. 
650 2 4 |a Circuits and Systems. 
650 2 4 |a Computer-Aided Engineering (CAD, CAE) and Design. 
700 1 |a Soudris, Dimitrios.  |e editor. 
700 1 |a Jantsch, Axel.  |e editor. 
710 2 |a SpringerLink (Online service) 
773 0 |t Springer eBooks 
776 0 8 |i Printed edition:  |z 9781441967770 
856 4 0 |u http://dx.doi.org/10.1007/978-1-4419-6778-7  |z Full Text via HEAL-Link 
912 |a ZDB-2-ENG 
950 |a Engineering (Springer-11647)