Low-Power Variation-Tolerant Design in Nanometer Silicon
Low-Power Variation-Tolerant Design in Nanometer Silicon Edited by: Swarup Bhunia Saibal Mukhopadhyay Design considerations for low-power operations and robustness with respect to variations typically impose contradictory requirements. Low-power design techniques such as voltage scaling, dual-thresh...
| Corporate Author: | SpringerLink (Online service) |
|---|---|
| Other Authors: | Bhunia, Swarup (Editor), Mukhopadhyay, Saibal (Editor) |
| Format: | Electronic eBook |
| Language: | English |
| Published: |
Boston, MA :
Springer US,
2011.
|
| Edition: | 1. |
| Subjects: | |
| Online Access: | Full Text via HEAL-Link |
Similar Items
-
Nanometer Variation-Tolerant SRAM Circuits and Statistical Design for Yield /
by: Abu-Rahma, Mohamed H., et al.
Published: (2013) -
Low Power Design with High-Level Power Estimation and Power-Aware Synthesis
by: Ahuja, Sumit, et al.
Published: (2012) -
Low Power Networks-on-Chip
Published: (2011) -
Extreme Low-Power Mixed Signal IC Design Subthreshold Source-Coupled Circuits /
by: Tajalli, Armin, et al.
Published: (2010) -
Power-Aware Testing and Test Strategies for Low Power Devices
Published: (2010)