Post-Silicon and Runtime Verification for Modern Processors
Post-Silicon and Run-Time Verification for Modern Processors surveys the state of the art and evolving directions in post-silicon and runtime verification. The volume gives an overview of the state of the art in verification, particularly current post-silicon methodologies in use in the industry, bo...
| Main Authors: | Wagner, Ilya (Author), Bertacco, Valeria (Author) |
|---|---|
| Corporate Author: | SpringerLink (Online service) |
| Format: | Electronic eBook |
| Language: | English |
| Published: |
Boston, MA :
Springer US,
2011.
|
| Subjects: | |
| Online Access: | Full Text via HEAL-Link |
Similar Items
-
Scalable Hardware Verification with Symbolic Simulation
by: Bertacco, Valeria
Published: (2006) -
Systemverilog for Verification A Guide to Learning the Testbench Language Features /
by: Spear, Chris
Published: (2006) -
SystemVerilog for Verification A Guide to Learning the Testbench Language Features /
by: Spear, Chris, et al.
Published: (2012) -
Writing Testbenches Functional Verification of HDL Models /
by: Bergeron, Janick
Published: (2000) -
Scalable Hardware Verification with Symbolic Simulation
by: Bertacco, Valeria
Published: (2006)