|
|
|
|
LEADER |
03049nam a22004695i 4500 |
001 |
978-1-4419-8846-1 |
003 |
DE-He213 |
005 |
20151204173145.0 |
007 |
cr nn 008mamaa |
008 |
110708s2011 xxu| s |||| 0|eng d |
020 |
|
|
|a 9781441988461
|9 978-1-4419-8846-1
|
024 |
7 |
|
|a 10.1007/978-1-4419-8846-1
|2 doi
|
040 |
|
|
|d GrThAP
|
050 |
|
4 |
|a TK7888.4
|
072 |
|
7 |
|a TJFC
|2 bicssc
|
072 |
|
7 |
|a TEC008010
|2 bisacsh
|
082 |
0 |
4 |
|a 621.3815
|2 23
|
100 |
1 |
|
|a Ruiz-Amaya, Jesús.
|e author.
|
245 |
1 |
0 |
|a Device-Level Modeling and Synthesis of High-Performance Pipeline ADCs
|h [electronic resource] /
|c by Jesús Ruiz-Amaya, Manuel Delgado-Restituto, Ángel Rodríguez-Vázquez.
|
264 |
|
1 |
|a New York, NY :
|b Springer New York :
|b Imprint: Springer,
|c 2011.
|
300 |
|
|
|a XIII, 209 p.
|b online resource.
|
336 |
|
|
|a text
|b txt
|2 rdacontent
|
337 |
|
|
|a computer
|b c
|2 rdamedia
|
338 |
|
|
|a online resource
|b cr
|2 rdacarrier
|
347 |
|
|
|a text file
|b PDF
|2 rda
|
505 |
0 |
|
|a Pipeline ADC Overview -- Design Methodologies for Pipeline ADCs -- Pipeline ADC Electrical-level Synthesis Tool -- Behavioural Modeling of Pipeline ADCs -- Case Study: Design of a 10BIT@60MS Pipeline ADC -- Experimental Results and State of the Art -- Conclusions and Future Lines of Research.
|
520 |
|
|
|a This book presents models and procedures to design pipeline analog-to-digital converters, compensating for device inaccuracies, so that high-performance specs can be met within short design cycles. These models are capable of capturing and predicting the behavior of pipeline data converters within less than half-a-bit deviation, versus transistor-level simulations. As a result, far fewer model iterations are required across the design cycle. Models described in this book accurately predict transient behaviors, which are key to the performance of discrete-time systems and hence to the performance of pipeline data converters. Describes efficient procedures for heirarchical top-down design of pipeline converters; Presents new methodologies to reduce bottom-up iterations, through inherent embedding of transistor-level parameters, such as parasitic capacitances, transconductances, and saturation currents; Provides mathematical details of behavioral models, includes descriptions of the synthesis methods and associated tools and illustrates models through case studies supported by silicon prototypes. .
|
650 |
|
0 |
|a Engineering.
|
650 |
|
0 |
|a Microprocessors.
|
650 |
|
0 |
|a Electronic circuits.
|
650 |
1 |
4 |
|a Engineering.
|
650 |
2 |
4 |
|a Circuits and Systems.
|
650 |
2 |
4 |
|a Signal, Image and Speech Processing.
|
650 |
2 |
4 |
|a Processor Architectures.
|
700 |
1 |
|
|a Delgado-Restituto, Manuel.
|e author.
|
700 |
1 |
|
|a Rodríguez-Vázquez, Ángel.
|e author.
|
710 |
2 |
|
|a SpringerLink (Online service)
|
773 |
0 |
|
|t Springer eBooks
|
776 |
0 |
8 |
|i Printed edition:
|z 9781441988454
|
856 |
4 |
0 |
|u http://dx.doi.org/10.1007/978-1-4419-8846-1
|z Full Text via HEAL-Link
|
912 |
|
|
|a ZDB-2-ENG
|
950 |
|
|
|a Engineering (Springer-11647)
|