Principles of VLSI RTL Design A Practical Guide /

� In the process of integrated circuit design, front-end activities start with a register transfer level (RTL) description, of the functionality desired from the IC.� During subsequent steps in the design flow, issues may arise related to testability, data synchronization across clock domains, synth...

Πλήρης περιγραφή

Λεπτομέρειες βιβλιογραφικής εγγραφής
Κύριοι συγγραφείς: Churiwala, Sanjay (Συγγραφέας), Garg, Sapan (Συγγραφέας)
Συγγραφή απο Οργανισμό/Αρχή: SpringerLink (Online service)
Μορφή: Ηλεκτρονική πηγή Ηλ. βιβλίο
Γλώσσα:English
Έκδοση: New York, NY : Springer New York, 2011.
Θέματα:
Διαθέσιμο Online:Full Text via HEAL-Link
LEADER 03335nam a22004335i 4500
001 978-1-4419-9296-3
003 DE-He213
005 20151204173127.0
007 cr nn 008mamaa
008 110503s2011 xxu| s |||| 0|eng d
020 |a 9781441992963  |9 978-1-4419-9296-3 
024 7 |a 10.1007/978-1-4419-9296-3  |2 doi 
040 |d GrThAP 
050 4 |a TK7888.4 
072 7 |a TJFC  |2 bicssc 
072 7 |a TEC008010  |2 bisacsh 
082 0 4 |a 621.3815  |2 23 
100 1 |a Churiwala, Sanjay.  |e author. 
245 1 0 |a Principles of VLSI RTL Design  |h [electronic resource] :  |b A Practical Guide /  |c by Sanjay Churiwala, Sapan Garg. 
264 1 |a New York, NY :  |b Springer New York,  |c 2011. 
300 |a XV, 182 p.  |b online resource. 
336 |a text  |b txt  |2 rdacontent 
337 |a computer  |b c  |2 rdamedia 
338 |a online resource  |b cr  |2 rdacarrier 
347 |a text file  |b PDF  |2 rda 
520 |a � In the process of integrated circuit design, front-end activities start with a register transfer level (RTL) description, of the functionality desired from the IC.� During subsequent steps in the design flow, issues may arise related to testability, data synchronization across clock domains, synthesizability, power consumption, routability, etc. which are a function of the way the RTL was originally written. As a result, RTL designers need to take care of many aspects which can have impact on later steps in the design process. Since RTL design is less about being a bright engineer, and more about knowing the downstream implications of your work, this book explains those various aspects, their significance, what caution needs to be taken during RTL design and why.� Readers will benefit from a highly practical approach to the fundamentals of uncertainties around functionality, clock domain crossing and clock synchronization, design for test and testability, power consumption, static timing analysis, timing exception handling, and routing congestion. Hopefully, this book will find its place in the hearts and minds of anyone who generates RTL code. This includes RTL designers as well as those writing tools that generate RTL. Relatively new RTL designers will find this book to be a single-source of interesting, rich and useful knowledge.� Experienced RTL designers will be able to appreciate and cement some already known concepts, given the focus on practical situations encountered in real designs. � * Provides a highly accessible, single-source reference to all key topics essential to an RTL designer; * Describes in detail specific actions/cautions that designer needs to consider in design to avoid problems in downstream implementation; * Covers content based on practical experience with numerous real designs from large semiconductor design companies. � �. 
650 0 |a Engineering. 
650 0 |a Computer-aided engineering. 
650 0 |a Electronic circuits. 
650 1 4 |a Engineering. 
650 2 4 |a Circuits and Systems. 
650 2 4 |a Computer-Aided Engineering (CAD, CAE) and Design. 
700 1 |a Garg, Sapan.  |e author. 
710 2 |a SpringerLink (Online service) 
773 0 |t Springer eBooks 
776 0 8 |i Printed edition:  |z 9781441992956 
856 4 0 |u http://dx.doi.org/10.1007/978-1-4419-9296-3  |z Full Text via HEAL-Link 
912 |a ZDB-2-ENG 
950 |a Engineering (Springer-11647)