High-Level Verification Methods and Tools for Verification of System-Level Designs /

This book looks at the problem of design verification with a view towards speeding up the process of verification by developing methods that apply to levels of abstraction above RTL or synchronous logic descriptions. Typically such descriptions capture design functionality at the system level, hence...

Πλήρης περιγραφή

Λεπτομέρειες βιβλιογραφικής εγγραφής
Κύριοι συγγραφείς: Kundu, Sudipta (Συγγραφέας), Lerner, Sorin (Συγγραφέας), Gupta, Rajesh K. (Συγγραφέας)
Συγγραφή απο Οργανισμό/Αρχή: SpringerLink (Online service)
Μορφή: Ηλεκτρονική πηγή Ηλ. βιβλίο
Γλώσσα:English
Έκδοση: New York, NY : Springer New York, 2011.
Θέματα:
Διαθέσιμο Online:Full Text via HEAL-Link
LEADER 03880nam a22004575i 4500
001 978-1-4419-9359-5
003 DE-He213
005 20151204174722.0
007 cr nn 008mamaa
008 110517s2011 xxu| s |||| 0|eng d
020 |a 9781441993595  |9 978-1-4419-9359-5 
024 7 |a 10.1007/978-1-4419-9359-5  |2 doi 
040 |d GrThAP 
050 4 |a TK7888.4 
072 7 |a TJFC  |2 bicssc 
072 7 |a TEC008010  |2 bisacsh 
082 0 4 |a 621.3815  |2 23 
100 1 |a Kundu, Sudipta.  |e author. 
245 1 0 |a High-Level Verification  |h [electronic resource] :  |b Methods and Tools for Verification of System-Level Designs /  |c by Sudipta Kundu, Sorin Lerner, Rajesh K. Gupta. 
264 1 |a New York, NY :  |b Springer New York,  |c 2011. 
300 |a XIII, 167 p.  |b online resource. 
336 |a text  |b txt  |2 rdacontent 
337 |a computer  |b c  |2 rdamedia 
338 |a online resource  |b cr  |2 rdacarrier 
347 |a text file  |b PDF  |2 rda 
505 0 |a Introduction -- Related Work -- Background -- Execution-based Model Checking for High-Level Designs -- Efficient Symbolic Analysis for Concurrent Programs -- Translation Validation of High-Level Synthesis -- Parameterized Program Equivalence Checking -- Conclusions and Future Work. 
520 |a This book looks at the problem of design verification with a view towards speeding up the process of verification by developing methods that apply to levels of abstraction above RTL or synchronous logic descriptions. Typically such descriptions capture design functionality at the system level, hence the topic area is also referred to as system level verification. Since such descriptions can also capture software, especially device drivers or other embedded software, this book will be of interest to both hardware and software designers. � The methodology presented in this book relies upon advances in synthesis techniques, as well as on incremental refinement of the design process. These refinements can be done manually or through elaboration tools. This book discusses verification of specific properties in designs written using high-level languages, as well as checking that the refined implementations are equivalent to their high-level specifications. The novelty of each of these techniques is that they use a combination of formal techniques to do scalable verification of system designs completely automatically. The verification techniques presented in this book include methods for verifying properties of high-level designs and methods for verifying that the translation from high-level design to a low-level Register Transfer Language (RTL) design preserves semantics. Used together, these techniques guarantee that properties verified in the high-level design are preserved through the translation to low-level RTL. Offers industry practitioners already involved with high-level synthesis an invaluable reference to high-level verification; Uses a combination of formal techniques to do scalable verification of system designs completely automatically; Presents techniques that guarantee properties verified in the high-level design are preserved through the translation to low-level RTL; Written by researchers working in mainstream hardware and software design and includes results from both academia and industry � � �. 
650 0 |a Engineering. 
650 0 |a Computer-aided engineering. 
650 0 |a Electronic circuits. 
650 1 4 |a Engineering. 
650 2 4 |a Circuits and Systems. 
650 2 4 |a Computer-Aided Engineering (CAD, CAE) and Design. 
700 1 |a Lerner, Sorin.  |e author. 
700 1 |a Gupta, Rajesh K.  |e author. 
710 2 |a SpringerLink (Online service) 
773 0 |t Springer eBooks 
776 0 8 |i Printed edition:  |z 9781441993588 
856 4 0 |u http://dx.doi.org/10.1007/978-1-4419-9359-5  |z Full Text via HEAL-Link 
912 |a ZDB-2-ENG 
950 |a Engineering (Springer-11647)