High-Level Verification Methods and Tools for Verification of System-Level Designs /
This book looks at the problem of design verification with a view towards speeding up the process of verification by developing methods that apply to levels of abstraction above RTL or synchronous logic descriptions. Typically such descriptions capture design functionality at the system level, hence...
Κύριοι συγγραφείς: | Kundu, Sudipta (Συγγραφέας), Lerner, Sorin (Συγγραφέας), Gupta, Rajesh K. (Συγγραφέας) |
---|---|
Συγγραφή απο Οργανισμό/Αρχή: | SpringerLink (Online service) |
Μορφή: | Ηλεκτρονική πηγή Ηλ. βιβλίο |
Γλώσσα: | English |
Έκδοση: |
New York, NY :
Springer New York,
2011.
|
Θέματα: | |
Διαθέσιμο Online: | Full Text via HEAL-Link |
Παρόμοια τεκμήρια
-
Open Verification Methodology Cookbook
ανά: Glasser, Mark
Έκδοση: (2009) -
Scalable Techniques for Formal Verification
ανά: Ray, Sandip
Έκδοση: (2010) -
Low Power Design with High-Level Power Estimation and Power-Aware Synthesis
ανά: Ahuja, Sumit, κ.ά.
Έκδοση: (2012) -
Constraint-Based Verification
ανά: Yuan, Jun, κ.ά.
Έκδοση: (2006) -
Functional Verification Coverage Measurement and Analysis
ανά: Piziali, Andrew
Έκδοση: (2008)