High-Level Verification Methods and Tools for Verification of System-Level Designs /
This book looks at the problem of design verification with a view towards speeding up the process of verification by developing methods that apply to levels of abstraction above RTL or synchronous logic descriptions. Typically such descriptions capture design functionality at the system level, hence...
| Main Authors: | Kundu, Sudipta (Author), Lerner, Sorin (Author), Gupta, Rajesh K. (Author) |
|---|---|
| Corporate Author: | SpringerLink (Online service) |
| Format: | Electronic eBook |
| Language: | English |
| Published: |
New York, NY :
Springer New York,
2011.
|
| Subjects: | |
| Online Access: | Full Text via HEAL-Link |
Similar Items
-
Open Verification Methodology Cookbook
by: Glasser, Mark
Published: (2009) -
Scalable Techniques for Formal Verification
by: Ray, Sandip
Published: (2010) -
Low Power Design with High-Level Power Estimation and Power-Aware Synthesis
by: Ahuja, Sumit, et al.
Published: (2012) -
Constraint-Based Verification
by: Yuan, Jun, et al.
Published: (2006) -
Functional Verification Coverage Measurement and Analysis
by: Piziali, Andrew
Published: (2008)