|
|
|
|
LEADER |
03431nam a22004455i 4500 |
001 |
978-1-4614-0061-5 |
003 |
DE-He213 |
005 |
20151125192807.0 |
007 |
cr nn 008mamaa |
008 |
110810s2011 xxu| s |||| 0|eng d |
020 |
|
|
|a 9781461400615
|9 978-1-4614-0061-5
|
024 |
7 |
|
|a 10.1007/978-1-4614-0061-5
|2 doi
|
040 |
|
|
|d GrThAP
|
050 |
|
4 |
|a TK7888.4
|
072 |
|
7 |
|a TJFC
|2 bicssc
|
072 |
|
7 |
|a TEC008010
|2 bisacsh
|
082 |
0 |
4 |
|a 621.3815
|2 23
|
245 |
1 |
0 |
|a Reconfigurable Computing
|h [electronic resource] :
|b From FPGAs to Hardware/Software Codesign /
|c edited by João M. P. Cardoso, Michael Hübner.
|
264 |
|
1 |
|a New York, NY :
|b Springer New York,
|c 2011.
|
300 |
|
|
|a XV, 296 p.
|b online resource.
|
336 |
|
|
|a text
|b txt
|2 rdacontent
|
337 |
|
|
|a computer
|b c
|2 rdamedia
|
338 |
|
|
|a online resource
|b cr
|2 rdacarrier
|
347 |
|
|
|a text file
|b PDF
|2 rda
|
505 |
0 |
|
|a Introduction -- The Relevance of Reconfigurable Computing -- HiPEAC: Upcoming Challenges in Reconfigurable Computing -- MORPHEUS: Exploitation of Reconfiguration for Increased Run-time Flexibility and Self-adaptive Capabilities in Future SoCs -- hArtes: Holistic Approach to Reconfigurable Real-time Embedded Systems -- Smart Chips for Smart Surroundings -- AETHER: Self-adaptive Networked Entities: Autonomous Computing Elements for Future Pervasive Applications and Technologies -- ANDRES: Analysis and Design of Run-time Reconfigurable, Heterogeneous Systems -- CRISP: Cutting Edge Reconfigurable ICs for Stream Processing -- ERA: Embedded Reconfigurable Architectures -- REFLECT: Rendering FGGAs to Multi-core Embedded Computing -- Conclusion.
|
520 |
|
|
|a As the complexity of modern embedded systems increases, it becomes less practical to design monolithic processing platforms. As a result, reconfigurable computing is being adopted widely for more flexible design. Reconfigurable Computers offer the spatial parallelism and fine-grained customizability of application-specific circuits with the postfabrication programmability of software. To make the most of this unique combination of performance and flexibility, designers need to be aware of both hardware and software issues. FPGA users must think not only about the gates needed to perform a computation but also about the software flow that supports the design process. The goal of this book is to help designers become comfortable with these issues, and thus be able to exploit the vast opportunities possible with reconfigurable logic. Focuses on both hardware and software systems Treats FPGAs as computing vehicles rather than glue-logic or ASIC substitutes Assembles broad set of models for exploiting FPGA parallelism Demonstrates how to use and manage reconfiguration Provides broad set of case studies demonstrating how to use FPGAs in novel and efficient ways .
|
650 |
|
0 |
|a Engineering.
|
650 |
|
0 |
|a Computer-aided engineering.
|
650 |
|
0 |
|a Electronic circuits.
|
650 |
1 |
4 |
|a Engineering.
|
650 |
2 |
4 |
|a Circuits and Systems.
|
650 |
2 |
4 |
|a Computer-Aided Engineering (CAD, CAE) and Design.
|
700 |
1 |
|
|a Cardoso, João M. P.
|e editor.
|
700 |
1 |
|
|a Hübner, Michael.
|e editor.
|
710 |
2 |
|
|a SpringerLink (Online service)
|
773 |
0 |
|
|t Springer eBooks
|
776 |
0 |
8 |
|i Printed edition:
|z 9781461400608
|
856 |
4 |
0 |
|u http://dx.doi.org/10.1007/978-1-4614-0061-5
|z Full Text via HEAL-Link
|
912 |
|
|
|a ZDB-2-ENG
|
950 |
|
|
|a Engineering (Springer-11647)
|