|
|
|
|
LEADER |
03190nam a22004695i 4500 |
001 |
978-1-4614-0103-2 |
003 |
DE-He213 |
005 |
20151125221831.0 |
007 |
cr nn 008mamaa |
008 |
120516s2012 xxu| s |||| 0|eng d |
020 |
|
|
|a 9781461401032
|9 978-1-4614-0103-2
|
024 |
7 |
|
|a 10.1007/978-1-4614-0103-2
|2 doi
|
040 |
|
|
|d GrThAP
|
050 |
|
4 |
|a TK7888.4
|
072 |
|
7 |
|a TJFC
|2 bicssc
|
072 |
|
7 |
|a TEC008010
|2 bisacsh
|
082 |
0 |
4 |
|a 621.3815
|2 23
|
100 |
1 |
|
|a Schwaderer, W David.
|e author.
|
245 |
1 |
0 |
|a Introduction to Open Core Protocol
|h [electronic resource] :
|b Fastpath to System-on-Chip Design /
|c by W David Schwaderer.
|
264 |
|
1 |
|a New York, NY :
|b Springer New York :
|b Imprint: Springer,
|c 2012.
|
300 |
|
|
|a XVI, 164 p.
|b online resource.
|
336 |
|
|
|a text
|b txt
|2 rdacontent
|
337 |
|
|
|a computer
|b c
|2 rdamedia
|
338 |
|
|
|a online resource
|b cr
|2 rdacarrier
|
347 |
|
|
|a text file
|b PDF
|2 rda
|
505 |
0 |
|
|a In the Beginning...There Were No Standards -- OCP Training Wheels -- OCP Write Operations -- OCP Signals and Signal Groupings -- Basic Signal Burst Extensions -- Read Timing Diagrams -- OCP Tags, Threads, and Connections -- OCP Signal Groups and Phases -- OCP Coherence Extensions: Theory of Operation -- OCP Coherence Extensions: Signals and Encodings -- OCP Coherence Extensions Timing Diagrams -- OCP-IP Debug Interfaces -- Benchmarking Network-on-Chip (NoC) Designs.
|
520 |
|
|
|a This book introduces Open Core Protocol (OCP), not as a conventional hardware communications protocol but as a meta-protocol: a means for describing and capturing the communications requirements of an IP core, and mapping them to a specific set of signals with known semantics. Readers will learn the capabilities of OCP as a semiconductor hardware interface specification that allows different System-On-Chip (SoC) cores to communicate. The OCP methodology presented enables intellectual property designers to design core interfaces in standard ways. This facilitates reusing OCP-compliant cores across multiple SoC designs which, in turn, drastically reduces design times, support costs, and overall cost for electronics/SoCs. Provides a comprehensive introduction to Open Core Protocol, which is more accessible than the full specification; Designed as a hands-on, how-to guide to semiconductor design; Includes numerous, real “usage examples” which are not available in the full specification; Integrates coverage of design methodology discussing why cores are structured the way they are, whereas the official OCP specification only answers what the structure is.
|
650 |
|
0 |
|a Engineering.
|
650 |
|
0 |
|a Microprocessors.
|
650 |
|
0 |
|a Electronics.
|
650 |
|
0 |
|a Microelectronics.
|
650 |
|
0 |
|a Electronic circuits.
|
650 |
1 |
4 |
|a Engineering.
|
650 |
2 |
4 |
|a Circuits and Systems.
|
650 |
2 |
4 |
|a Electronics and Microelectronics, Instrumentation.
|
650 |
2 |
4 |
|a Processor Architectures.
|
710 |
2 |
|
|a SpringerLink (Online service)
|
773 |
0 |
|
|t Springer eBooks
|
776 |
0 |
8 |
|i Printed edition:
|z 9781461401025
|
856 |
4 |
0 |
|u http://dx.doi.org/10.1007/978-1-4614-0103-2
|z Full Text via HEAL-Link
|
912 |
|
|
|a ZDB-2-ENG
|
950 |
|
|
|a Engineering (Springer-11647)
|