Low Power Design with High-Level Power Estimation and Power-Aware Synthesis
Low-power ASIC/FPGA based designs are important due to the need for extended battery life, reduced form factor, and lower packaging and cooling costs for electronic devices. These products require fast turnaround time because of the increasing demand for handheld electronic devices such as cell-phon...
| Main Authors: | Ahuja, Sumit (Author), Lakshminarayana, Avinash (Author), Shukla, Sandeep Kumar (Author) |
|---|---|
| Corporate Author: | SpringerLink (Online service) |
| Format: | Electronic eBook |
| Language: | English |
| Published: |
New York, NY :
Springer New York,
2012.
|
| Subjects: | |
| Online Access: | Full Text via HEAL-Link |
Similar Items
-
Low Power Hardware Synthesis from Concurrent Action-Oriented Specifications
by: Singh, Gaurav, et al.
Published: (2010) -
Power-Aware Testing and Test Strategies for Low Power Devices
Published: (2010) -
Low Power Networks-on-Chip
Published: (2011) -
Low-Power High-Level Synthesis for Nanoscale CMOS Circuits
by: Patra, Priyardarsan, et al.
Published: (2008) -
Power-Aware Testing and Test Strategies for Low Power Devices
by: Girard, Patrick
Published: (2010)