Low Power Design with High-Level Power Estimation and Power-Aware Synthesis
Low-power ASIC/FPGA based designs are important due to the need for extended battery life, reduced form factor, and lower packaging and cooling costs for electronic devices. These products require fast turnaround time because of the increasing demand for handheld electronic devices such as cell-phon...
Κύριοι συγγραφείς: | Ahuja, Sumit (Συγγραφέας), Lakshminarayana, Avinash (Συγγραφέας), Shukla, Sandeep Kumar (Συγγραφέας) |
---|---|
Συγγραφή απο Οργανισμό/Αρχή: | SpringerLink (Online service) |
Μορφή: | Ηλεκτρονική πηγή Ηλ. βιβλίο |
Γλώσσα: | English |
Έκδοση: |
New York, NY :
Springer New York,
2012.
|
Θέματα: | |
Διαθέσιμο Online: | Full Text via HEAL-Link |
Παρόμοια τεκμήρια
-
Low Power Hardware Synthesis from Concurrent Action-Oriented Specifications
ανά: Singh, Gaurav, κ.ά.
Έκδοση: (2010) -
Power-Aware Testing and Test Strategies for Low Power Devices
Έκδοση: (2010) -
Low Power Networks-on-Chip
Έκδοση: (2011) -
Low-Power High-Level Synthesis for Nanoscale CMOS Circuits
ανά: Patra, Priyardarsan, κ.ά.
Έκδοση: (2008) -
Power-Aware Testing and Test Strategies for Low Power Devices
ανά: Girard, Patrick
Έκδοση: (2010)