Low Power Interconnect Design
This book provides practical solutions for delay and power reduction for on-chip interconnects and buses. It provides an in depth description of the problem of signal delay and extra power consumption, possible solutions for delay and glitch removal, while considering the power reduction of the tot...
Main Author: | Saini, Sandeep (Author) |
---|---|
Corporate Author: | SpringerLink (Online service) |
Format: | Electronic eBook |
Language: | English |
Published: |
New York, NY :
Springer New York : Imprint: Springer,
2015.
|
Subjects: | |
Online Access: | Full Text via HEAL-Link |
Similar Items
-
An ASIC Low Power Primer Analysis, Techniques and Specification /
by: Chadha, Rakesh, et al.
Published: (2013) -
Multi-Net Optimization of VLSI Interconnect
by: Moiseev, Konstantin, et al.
Published: (2015) -
Power Distribution Networks with On-Chip Decoupling Capacitors
by: Jakushokas, Renatas, et al.
Published: (2011) -
FPGA Design Best Practices for Team-based Reuse /
by: Simpson, Philip Andrew
Published: (2015) -
Languages, Design Methods, and Tools for Electronic System Design Selected Contributions from FDL 2013 /
Published: (2015)