Constraining Designs for Synthesis and Timing Analysis A Practical Guide to Synopsys Design Constraints (SDC) /
This book serves as a hands-on guide to timing constraints in integrated circuit design. Readers will learn to maximize performance of their IC designs, by specifying timing requirements correctly. Coverage includes key aspects of the design flow impacted by timing constraints, including synthesis...
Κύριοι συγγραφείς: | Gangadharan, Sridhar (Συγγραφέας), Churiwala, Sanjay (Συγγραφέας) |
---|---|
Συγγραφή απο Οργανισμό/Αρχή: | SpringerLink (Online service) |
Μορφή: | Ηλεκτρονική πηγή Ηλ. βιβλίο |
Γλώσσα: | English |
Έκδοση: |
New York, NY :
Springer New York : Imprint: Springer,
2013.
|
Θέματα: | |
Διαθέσιμο Online: | Full Text via HEAL-Link |
Παρόμοια τεκμήρια
-
Automatic Analog IC Sizing and Optimization Constrained with PVT Corners and Layout Effects
ανά: Lourenço, Nuno, κ.ά.
Έκδοση: (2017) -
VLSI Design A Practical Guide for FPGA and ASIC Implementations /
ανά: Chandrasetty, Vikram Arkalgud
Έκδοση: (2011) -
Compilation and Synthesis for Embedded Reconfigurable Systems An Aspect-Oriented Approach /
Έκδοση: (2013) -
High-Level Modeling and Synthesis of Analog Integrated Systems
ανά: Martens, Ewout S. J., κ.ά.
Έκδοση: (2008) -
Analysis and Design of Networks-on-Chip Under High Process Variation
ανά: Ezz-Eldin, Rabab, κ.ά.
Έκδοση: (2015)