Constraining Designs for Synthesis and Timing Analysis A Practical Guide to Synopsys Design Constraints (SDC) /
This book serves as a hands-on guide to timing constraints in integrated circuit design. Readers will learn to maximize performance of their IC designs, by specifying timing requirements correctly. Coverage includes key aspects of the design flow impacted by timing constraints, including synthesis...
Main Authors: | Gangadharan, Sridhar (Author), Churiwala, Sanjay (Author) |
---|---|
Corporate Author: | SpringerLink (Online service) |
Format: | Electronic eBook |
Language: | English |
Published: |
New York, NY :
Springer New York : Imprint: Springer,
2013.
|
Subjects: | |
Online Access: | Full Text via HEAL-Link |
Similar Items
-
Automatic Analog IC Sizing and Optimization Constrained with PVT Corners and Layout Effects
by: Lourenço, Nuno, et al.
Published: (2017) -
VLSI Design A Practical Guide for FPGA and ASIC Implementations /
by: Chandrasetty, Vikram Arkalgud
Published: (2011) -
Compilation and Synthesis for Embedded Reconfigurable Systems An Aspect-Oriented Approach /
Published: (2013) -
High-Level Modeling and Synthesis of Analog Integrated Systems
by: Martens, Ewout S. J., et al.
Published: (2008) -
Analysis and Design of Networks-on-Chip Under High Process Variation
by: Ezz-Eldin, Rabab, et al.
Published: (2015)