Circuit Design for Reliability

This book presents physical understanding, modeling and simulation, on-chip characterization, layout solutions, and design techniques that are effective to enhance the reliability of various circuit units.  The authors provide readers with techniques for state of the art and future technologies, ran...

Πλήρης περιγραφή

Λεπτομέρειες βιβλιογραφικής εγγραφής
Συγγραφή απο Οργανισμό/Αρχή: SpringerLink (Online service)
Άλλοι συγγραφείς: Reis, Ricardo (Επιμελητής έκδοσης), Cao, Yu (Επιμελητής έκδοσης), Wirth, Gilson (Επιμελητής έκδοσης)
Μορφή: Ηλεκτρονική πηγή Ηλ. βιβλίο
Γλώσσα:English
Έκδοση: New York, NY : Springer New York : Imprint: Springer, 2015.
Θέματα:
Διαθέσιμο Online:Full Text via HEAL-Link
LEADER 02867nam a22005055i 4500
001 978-1-4614-4078-9
003 DE-He213
005 20151204190328.0
007 cr nn 008mamaa
008 141108s2015 xxu| s |||| 0|eng d
020 |a 9781461440789  |9 978-1-4614-4078-9 
024 7 |a 10.1007/978-1-4614-4078-9  |2 doi 
040 |d GrThAP 
050 4 |a TK7888.4 
072 7 |a TJFC  |2 bicssc 
072 7 |a TEC008010  |2 bisacsh 
082 0 4 |a 621.3815  |2 23 
245 1 0 |a Circuit Design for Reliability  |h [electronic resource] /  |c edited by Ricardo Reis, Yu Cao, Gilson Wirth. 
264 1 |a New York, NY :  |b Springer New York :  |b Imprint: Springer,  |c 2015. 
300 |a VI, 272 p. 190 illus., 132 illus. in color.  |b online resource. 
336 |a text  |b txt  |2 rdacontent 
337 |a computer  |b c  |2 rdamedia 
338 |a online resource  |b cr  |2 rdacarrier 
347 |a text file  |b PDF  |2 rda 
505 0 |a Introduction -- Recent Trends in Bias Temperature Instability -- Charge trapping phenomena in MOSFETS: From Noise to Bias Temperature Instability -- Atomistic Simulations on Reliability -- On-chip characterization of statistical device degradation -- Circuit Resilience Roadmap -- Layout Aware Electromigration Analysis of Power/Ground Networks -- Power-Gating for Leakage Control and Beyond -- Soft Error Rate and Fault Tolerance Techniques for FPGAs. 
520 |a This book presents physical understanding, modeling and simulation, on-chip characterization, layout solutions, and design techniques that are effective to enhance the reliability of various circuit units.  The authors provide readers with techniques for state of the art and future technologies, ranging from technology modeling, fault detection and analysis, circuit hardening, and reliability management. Provides comprehensive review on various reliability mechanisms at sub-45nm nodes; Describes practical modeling and characterization techniques for reliability; Includes thorough presentation of robust design techniques for major VLSI design units; Promotes physical understanding with first-principle simulations. 
650 0 |a Engineering. 
650 0 |a Computer-aided engineering. 
650 0 |a Quality control. 
650 0 |a Reliability. 
650 0 |a Industrial safety. 
650 0 |a Electronic circuits. 
650 1 4 |a Engineering. 
650 2 4 |a Circuits and Systems. 
650 2 4 |a Quality Control, Reliability, Safety and Risk. 
650 2 4 |a Computer-Aided Engineering (CAD, CAE) and Design. 
700 1 |a Reis, Ricardo.  |e editor. 
700 1 |a Cao, Yu.  |e editor. 
700 1 |a Wirth, Gilson.  |e editor. 
710 2 |a SpringerLink (Online service) 
773 0 |t Springer eBooks 
776 0 8 |i Printed edition:  |z 9781461440772 
856 4 0 |u http://dx.doi.org/10.1007/978-1-4614-4078-9  |z Full Text via HEAL-Link 
912 |a ZDB-2-ENG 
950 |a Engineering (Springer-11647)