|
|
|
|
LEADER |
03331nam a22004815i 4500 |
001 |
978-1-4614-4271-4 |
003 |
DE-He213 |
005 |
20151204154445.0 |
007 |
cr nn 008mamaa |
008 |
121204s2013 xxu| s |||| 0|eng d |
020 |
|
|
|a 9781461442714
|9 978-1-4614-4271-4
|
024 |
7 |
|
|a 10.1007/978-1-4614-4271-4
|2 doi
|
040 |
|
|
|d GrThAP
|
050 |
|
4 |
|a TK7888.4
|
072 |
|
7 |
|a TJFC
|2 bicssc
|
072 |
|
7 |
|a TEC008010
|2 bisacsh
|
082 |
0 |
4 |
|a 621.3815
|2 23
|
100 |
1 |
|
|a Chadha, Rakesh.
|e author.
|
245 |
1 |
3 |
|a An ASIC Low Power Primer
|h [electronic resource] :
|b Analysis, Techniques and Specification /
|c by Rakesh Chadha, J. Bhasker.
|
264 |
|
1 |
|a New York, NY :
|b Springer New York :
|b Imprint: Springer,
|c 2013.
|
300 |
|
|
|a XIV, 218 p.
|b online resource.
|
336 |
|
|
|a text
|b txt
|2 rdacontent
|
337 |
|
|
|a computer
|b c
|2 rdamedia
|
338 |
|
|
|a online resource
|b cr
|2 rdacarrier
|
347 |
|
|
|a text file
|b PDF
|2 rda
|
505 |
0 |
|
|a Introduction -- Modeling of Power in Core Logic -- Modeling of Power in IOS and Micro Blocks -- Power and Analysis in ASCIS -- Design Intent for Power Management -- Architectural Techniques for Low Power -- Low Power Implementation Techniques -- UPF Power Specification -- CPF Power Specification -- Appendix A -- Appendix B -- Bibliography -- Index. .
|
520 |
|
|
|a This book provides an invaluable primer on the techniques utilized in the design of low power digital semiconductor devices. Readers will benefit from the hands-on approach which starts form the ground-up, explaining with basic examples what power is, how it is measured and how it impacts on the design process of application-specific integrated circuits (ASICs). The authors use both the Unified Power Format (UPF) and Common Power Format (CPF) to describe in detail the power intent for an ASIC and then guide readers through a variety of architectural and implementation techniques that will help meet the power intent. From analyzing system power consumption, to techniques that can employed in a low power design, to a detailed description of two alternate standards for capturing the power directives at various phases of the design, this book is filled with information that will give ASIC designers a competitive edge in low-power design. Starts from the ground-up and explains what power is, how it is measured and how it impacts on the ASIC design process; Provides essential information in an easy to read and understand format, using basic examples; Explains what power intent is, how to describe it precisely and what techniques can be used to achieve the power intent with the two key standards, the Unified Power Format (UPF) and Common Power Format (CPF). .
|
650 |
|
0 |
|a Engineering.
|
650 |
|
0 |
|a Microprocessors.
|
650 |
|
0 |
|a Electronics.
|
650 |
|
0 |
|a Microelectronics.
|
650 |
|
0 |
|a Electronic circuits.
|
650 |
1 |
4 |
|a Engineering.
|
650 |
2 |
4 |
|a Circuits and Systems.
|
650 |
2 |
4 |
|a Electronics and Microelectronics, Instrumentation.
|
650 |
2 |
4 |
|a Processor Architectures.
|
700 |
1 |
|
|a Bhasker, J.
|e author.
|
710 |
2 |
|
|a SpringerLink (Online service)
|
773 |
0 |
|
|t Springer eBooks
|
776 |
0 |
8 |
|i Printed edition:
|z 9781461442707
|
856 |
4 |
0 |
|u http://dx.doi.org/10.1007/978-1-4614-4271-4
|z Full Text via HEAL-Link
|
912 |
|
|
|a ZDB-2-ENG
|
950 |
|
|
|a Engineering (Springer-11647)
|