Designing 2D and 3D Network-on-Chip Architectures
This book covers key concepts in the design of 2D and 3D Network-on-Chip interconnect. It highlights design challenges and discusses fundamentals of NoC technology, including architectures, algorithms and tools. Coverage focuses on topology exploration for both 2D and 3D NoCs, routing algorithms,...
| Main Authors: | Tatas, Konstantinos (Author), Siozios, Kostas (Author), Soudris, Dimitrios (Author), Jantsch, Axel (Author) |
|---|---|
| Corporate Author: | SpringerLink (Online service) |
| Format: | Electronic eBook |
| Language: | English |
| Published: |
New York, NY :
Springer New York : Imprint: Springer,
2014.
|
| Subjects: | |
| Online Access: | Full Text via HEAL-Link |
Similar Items
-
Routing Algorithms in Networks-on-Chip
Published: (2014) -
Source-Synchronous Networks-On-Chip Circuit and Architectural Interconnect Modeling /
by: Mandal, Ayan, et al.
Published: (2014) -
Microarchitecture of Network-on-Chip Routers A Designer's Perspective /
by: Dimitrakopoulos, Giorgos, et al.
Published: (2015) -
Power Distribution Networks with On-Chip Decoupling Capacitors
by: Jakushokas, Renatas, et al.
Published: (2011) -
Analysis and Design of Networks-on-Chip Under High Process Variation
by: Ezz-Eldin, Rabab, et al.
Published: (2015)