Source-Synchronous Networks-On-Chip Circuit and Architectural Interconnect Modeling /
This book describes novel methods for network-on-chip (NoC) design, using source-synchronous high-speed resonant clocks. The authors discuss NoCs from the bottom up, providing circuit level details, before providing architectural simulations. As a result, readers will get a complete picture of how...
| Main Authors: | Mandal, Ayan (Author), Khatri, Sunil P. (Author), Mahapatra, Rabi (Author) |
|---|---|
| Corporate Author: | SpringerLink (Online service) |
| Format: | Electronic eBook |
| Language: | English |
| Published: |
New York, NY :
Springer New York : Imprint: Springer,
2014.
|
| Subjects: | |
| Online Access: | Full Text via HEAL-Link |
Similar Items
-
Routing Algorithms in Networks-on-Chip
Published: (2014) -
Microarchitecture of Network-on-Chip Routers A Designer's Perspective /
by: Dimitrakopoulos, Giorgos, et al.
Published: (2015) -
Power Distribution Networks with On-Chip Decoupling Capacitors
by: Jakushokas, Renatas, et al.
Published: (2011) -
Designing 2D and 3D Network-on-Chip Architectures
by: Tatas, Konstantinos, et al.
Published: (2014) -
Analysis and Design of Networks-on-Chip Under High Process Variation
by: Ezz-Eldin, Rabab, et al.
Published: (2015)