|
|
|
|
LEADER |
03326nam a22005175i 4500 |
001 |
978-3-319-04942-7 |
003 |
DE-He213 |
005 |
20151204153750.0 |
007 |
cr nn 008mamaa |
008 |
140321s2014 gw | s |||| 0|eng d |
020 |
|
|
|a 9783319049427
|9 978-3-319-04942-7
|
024 |
7 |
|
|a 10.1007/978-3-319-04942-7
|2 doi
|
040 |
|
|
|d GrThAP
|
050 |
|
4 |
|a TK7888.4
|
072 |
|
7 |
|a TJFC
|2 bicssc
|
072 |
|
7 |
|a TEC008010
|2 bisacsh
|
082 |
0 |
4 |
|a 621.3815
|2 23
|
100 |
1 |
|
|a Kritikakou, Angeliki.
|e author.
|
245 |
1 |
0 |
|a Scalable and Near-Optimal Design Space Exploration for Embedded Systems
|h [electronic resource] /
|c by Angeliki Kritikakou, Francky Catthoor, Costas Goutis.
|
264 |
|
1 |
|a Cham :
|b Springer International Publishing :
|b Imprint: Springer,
|c 2014.
|
300 |
|
|
|a XVII, 277 p. 80 illus., 2 illus. in color.
|b online resource.
|
336 |
|
|
|a text
|b txt
|2 rdacontent
|
337 |
|
|
|a computer
|b c
|2 rdamedia
|
338 |
|
|
|a online resource
|b cr
|2 rdacarrier
|
347 |
|
|
|a text file
|b PDF
|2 rda
|
505 |
0 |
|
|a Introduction & Motivation -- Reusable DSE methodology for scalable & near-optimal frameworks -- Part I Background memory management methodologies -- Development of intra-signal in-place methodology -- Pattern representation -- Intra-signal in-place methodology for non-overlapping scenario -- Intra-signal in-place methodology for overlapping scenario -- Part II Processing related mapping methodologies -- Design-time scheduling techniques DSE framework -- Methodology to develop design-time scheduling techniques under constraints -- Design Exploration Methodology for Microprocessor & HW accelerators -- Conclusions & Future Directions.
|
520 |
|
|
|a This book describes scalable and near-optimal, processor-level design space exploration (DSE) methodologies. The authors present design methodologies for data storage and processing in real-time, cost-sensitive data-dominated embedded systems. Readers will be enabled to reduce time-to-market, while satisfying system requirements for performance, area, and energy consumption, thereby minimizing the overall cost of the final design. • Describes design space exploration (DSE) methodologies for data storage and processing in embedded systems, which achieve near-optimal solutions with scalable exploration time; • Presents a set of principles and the processes which support the development of the proposed scalable and near-optimal methodologies; • Enables readers to apply scalable and near-optimal methodologies to the intra-signal in-place optimization step for both regular and irregular memory accesses.
|
650 |
|
0 |
|a Engineering.
|
650 |
|
0 |
|a Energy.
|
650 |
|
0 |
|a Microprocessors.
|
650 |
|
0 |
|a Electronics.
|
650 |
|
0 |
|a Microelectronics.
|
650 |
|
0 |
|a Electronic circuits.
|
650 |
1 |
4 |
|a Engineering.
|
650 |
2 |
4 |
|a Circuits and Systems.
|
650 |
2 |
4 |
|a Processor Architectures.
|
650 |
2 |
4 |
|a Electronics and Microelectronics, Instrumentation.
|
650 |
2 |
4 |
|a Energy, general.
|
700 |
1 |
|
|a Catthoor, Francky.
|e author.
|
700 |
1 |
|
|a Goutis, Costas.
|e author.
|
710 |
2 |
|
|a SpringerLink (Online service)
|
773 |
0 |
|
|t Springer eBooks
|
776 |
0 |
8 |
|i Printed edition:
|z 9783319049410
|
856 |
4 |
0 |
|u http://dx.doi.org/10.1007/978-3-319-04942-7
|z Full Text via HEAL-Link
|
912 |
|
|
|a ZDB-2-ENG
|
950 |
|
|
|a Engineering (Springer-11647)
|