Text this: SVA: The Power of Assertions in SystemVerilog