Αποστολή με SMS: SVA: The Power of Assertions in SystemVerilog