|
|
|
|
| LEADER |
03086nam a22005175i 4500 |
| 001 |
978-3-319-08696-5 |
| 003 |
DE-He213 |
| 005 |
20151103123712.0 |
| 007 |
cr nn 008mamaa |
| 008 |
150102s2015 gw | s |||| 0|eng d |
| 020 |
|
|
|a 9783319086965
|9 978-3-319-08696-5
|
| 024 |
7 |
|
|a 10.1007/978-3-319-08696-5
|2 doi
|
| 040 |
|
|
|d GrThAP
|
| 050 |
|
4 |
|a TK7888.4
|
| 072 |
|
7 |
|a TJFC
|2 bicssc
|
| 072 |
|
7 |
|a TEC008010
|2 bisacsh
|
| 082 |
0 |
4 |
|a 621.3815
|2 23
|
| 100 |
1 |
|
|a Baruah, Sanjoy.
|e author.
|
| 245 |
1 |
0 |
|a Multiprocessor Scheduling for Real-Time Systems
|h [electronic resource] /
|c by Sanjoy Baruah, Marko Bertogna, Giorgio Buttazzo.
|
| 264 |
|
1 |
|a Cham :
|b Springer International Publishing :
|b Imprint: Springer,
|c 2015.
|
| 300 |
|
|
|a XV, 228 p. 45 illus., 4 illus. in color.
|b online resource.
|
| 336 |
|
|
|a text
|b txt
|2 rdacontent
|
| 337 |
|
|
|a computer
|b c
|2 rdamedia
|
| 338 |
|
|
|a online resource
|b cr
|2 rdacarrier
|
| 347 |
|
|
|a text file
|b PDF
|2 rda
|
| 490 |
1 |
|
|a Embedded Systems,
|x 2193-0155
|
| 505 |
0 |
|
|a Introduction: background, scope, and context -- Preliminaries: workload and platform models -- Preliminaries: scheduling concepts and goals -- A review of selected results on uniprocessors -- Implicit-deadline (L&L) tasks -- Partitioned scheduling of L&L tasks -- Global dynamic-priority scheduling of L&L tasks -- Global Fixed-Job-Priority scheduling of L&L tasks -- Global Fixed-Task-Priority scheduling of L&L tasks.
|
| 520 |
|
|
|a This book provides a comprehensive overview of both theoretical and pragmatic aspects of resource-allocation and scheduling in multiprocessor and multicore hard-real-time systems. The authors derive new, abstract models of real-time tasks that capture accurately the salient features of real application systems that are to be implemented on multiprocessor platforms, and identify rules for mapping application systems onto the most appropriate models. New run-time multiprocessor scheduling algorithms are presented, which are demonstrably better than those currently used, both in terms of run-time efficiency and tractability of off-line analysis. Readers will benefit from a new design and analysis framework for multiprocessor real-time systems, which will translate into a significantly enhanced ability to provide formally verified, safety-critical real-time systems at a significantly lower cost.
|
| 650 |
|
0 |
|a Engineering.
|
| 650 |
|
0 |
|a Microprocessors.
|
| 650 |
|
0 |
|a Electronics.
|
| 650 |
|
0 |
|a Microelectronics.
|
| 650 |
|
0 |
|a Electronic circuits.
|
| 650 |
1 |
4 |
|a Engineering.
|
| 650 |
2 |
4 |
|a Circuits and Systems.
|
| 650 |
2 |
4 |
|a Processor Architectures.
|
| 650 |
2 |
4 |
|a Electronics and Microelectronics, Instrumentation.
|
| 700 |
1 |
|
|a Bertogna, Marko.
|e author.
|
| 700 |
1 |
|
|a Buttazzo, Giorgio.
|e author.
|
| 710 |
2 |
|
|a SpringerLink (Online service)
|
| 773 |
0 |
|
|t Springer eBooks
|
| 776 |
0 |
8 |
|i Printed edition:
|z 9783319086958
|
| 830 |
|
0 |
|a Embedded Systems,
|x 2193-0155
|
| 856 |
4 |
0 |
|u http://dx.doi.org/10.1007/978-3-319-08696-5
|z Full Text via HEAL-Link
|
| 912 |
|
|
|a ZDB-2-ENG
|
| 950 |
|
|
|a Engineering (Springer-11647)
|
