Low-Noise Low-Power Design for Phase-Locked Loops Multi-Phase High-Performance Oscillators /
This book introduces low-noise and low-power design techniques for phase-locked loops and their building blocks. It summarizes the noise reduction techniques for fractional-N PLL design and introduces a novel capacitive-quadrature coupling technique for multi-phase signal generation. The capacitive...
| Main Authors: | Zhao, Feng (Author), Dai, Fa Foster (Author) |
|---|---|
| Corporate Author: | SpringerLink (Online service) |
| Format: | Electronic eBook |
| Language: | English |
| Published: |
Cham :
Springer International Publishing : Imprint: Springer,
2015.
|
| Subjects: | |
| Online Access: | Full Text via HEAL-Link |
Similar Items
-
Noise-Shaping All-Digital Phase-Locked Loops Modeling, Simulation, Analysis and Design /
by: Brandonisio, Francesco, et al.
Published: (2014) -
Digital Phase Lock Loops Architectures and Applications /
by: Al-araji, Saleh R., et al.
Published: (2006) -
Sensors and Low Power Signal Processing
by: Kamrul Islam, Syed, et al.
Published: (2010) -
Design of Low Power and Low Area Passive Sigma Delta Modulators for Audio Applications
by: Fouto, David, et al.
Published: (2017) -
Ultra-Low Power Integrated Circuit Design Circuits, Systems, and Applications /
Published: (2014)