Hardware and Software: Verification and Testing 10th International Haifa Verification Conference, HVC 2014, Haifa, Israel, November 18-20, 2014. Proceedings /

• Συγγραφή απο Οργανισμό/Αρχή: SpringerLink (Online service)
• Άλλοι συγγραφείς: Yahav, Eran (Επιμελητής έκδοσης)
• Μορφή: Ηλεκτρονική πηγή Ηλ. βιβλίο
• Γλώσσα: English
• Έκδοση: Cham : Springer International Publishing : Imprint: Springer, 2014.
• Σειρά: Lecture Notes in Computer Science, 8855
• Θέματα: Computer science.; Computer communication systems.; Software engineering.; Programming languages (Electronic computers).; Computer logic.; Mathematical logic.; Artificial intelligence.; Computer Science.; Software Engineering.; Logics and Meanings of Programs.; Programming Languages, Compilers, Interpreters.; Artificial Intelligence (incl. Robotics).; Mathematical Logic and Formal Languages.; Computer Communication Networks.

This book constitutes the refereed proceedings of the 10th International Haifa Verification Conference, HVC 2014, held in Haifa, Israel, in November 2014. The 17 revised full papers and 4 short papers presented were carefully reviewed and selected from 43 submissions. The papers cover a wide range o...

Πίνακας περιεχομένων:

• Using Coarse-Grained Abstractions to Verify Linearizability on TSO Architectures
• Enhancing Scenario Quality Using Quasi-Events
• Combined Bounded and Symbolic Model Checking for Incomplete Timed Systems
• DynaMate: Dynamically Inferring Loop Invariants for Automatic Full Functional Verification
• Generating Modulo-2 Linear Invariants for Hardware Model Checking
• Suraq — A Controller Synthesis Tool Using Uninterpreted Functions
• Synthesizing Finite-State Protocols from Scenarios and Requirements
• Automatic Error Localization for Software Using Deductive Verification
• Generating JML Specifications from Alloy Expressions
• Assume-Guarantee Abstraction Refinement Meets Hybrid Systems
• Handling TSO in Mechanized Linearizability Proofs
• Partial Quantifier Elimination
• Formal Verification of 800 Genetically Constructed Automata Programs: A Case Study
• A Framework to Synergize Partial Order Reduction with State Interpolation
• Reduction of Resolution Refutations and Interpolants via Subsumption
• Read, Write and Copy Dependencies for Symbolic Model Checking
• Efficient Combinatorial Test Generation Based on Multivalued Decision Diagrams
• Formal Verification of Secure User Mode Device Execution with DMA
• Supervisory Control of Discrete-Event Systems via IC3
• Partial-Order Reduction for Multi-core LTL Model Checking
• A Comparative Study of Incremental Constraint Solving Approaches in Symbolic Execution.