Text this: SystemVerilog Assertions and Functional Coverage