Automatic Analog IC Sizing and Optimization Constrained with PVT Corners and Layout Effects
This book introduces readers to a variety of tools for automatic analog integrated circuit (IC) sizing and optimization. The authors provide a historical perspective on the early methods proposed to tackle automatic analog circuit sizing, with emphasis on the methodologies to size and optimize the c...
| Κύριοι συγγραφείς: | Lourenço, Nuno (Συγγραφέας), Martins, Ricardo (Συγγραφέας), Horta, Nuno (Συγγραφέας) |
|---|---|
| Συγγραφή απο Οργανισμό/Αρχή: | SpringerLink (Online service) |
| Μορφή: | Ηλεκτρονική πηγή Ηλ. βιβλίο |
| Γλώσσα: | English |
| Έκδοση: |
Cham :
Springer International Publishing : Imprint: Springer,
2017.
|
| Θέματα: | |
| Διαθέσιμο Online: | Full Text via HEAL-Link |
Παρόμοια τεκμήρια
-
Analog Integrated Circuit Design Automation Placement, Routing and Parasitic Extraction Techniques /
ανά: Martins, Ricardo, κ.ά.
Έκδοση: (2017) -
Constraining Designs for Synthesis and Timing Analysis A Practical Guide to Synopsys Design Constraints (SDC) /
ανά: Gangadharan, Sridhar, κ.ά.
Έκδοση: (2013) -
Automatic Methods for the Refinement of System Models From the Specification to the Implementation /
ανά: Seiter, Julia, κ.ά.
Έκδοση: (2017) -
Structured Analog CMOS Design
ανά: Stefanović, Danica, κ.ά.
Έκδοση: (2008) -
High-Level Modeling and Synthesis of Analog Integrated Systems
ανά: Martens, Ewout S. J., κ.ά.
Έκδοση: (2008)