Text this: Formal Verification of Simulink/Stateflow Diagrams