Formal Verification of Simulink/Stateflow Diagrams A Deductive Approach /
This book presents a state-of-the-art technique for formal verification of continuous-time Simulink/Stateflow diagrams, featuring an expressive hybrid system modelling language, a powerful specification logic and deduction-based verification approach, and some impressive, realistic case studies. Rea...
Κύριοι συγγραφείς: | Zhan, Naijun (Συγγραφέας), Wang, Shuling (Συγγραφέας), Zhao, Hengjun (Συγγραφέας) |
---|---|
Συγγραφή απο Οργανισμό/Αρχή: | SpringerLink (Online service) |
Μορφή: | Ηλεκτρονική πηγή Ηλ. βιβλίο |
Γλώσσα: | English |
Έκδοση: |
Cham :
Springer International Publishing : Imprint: Springer,
2017.
|
Θέματα: | |
Διαθέσιμο Online: | Full Text via HEAL-Link |
Παρόμοια τεκμήρια
-
Functional Verification of Dynamically Reconfigurable FPGA-based Systems
ανά: Gong, Lingkan, κ.ά.
Έκδοση: (2015) -
Fundamentals of IP and SoC Security Design, Verification, and Debug /
Έκδοση: (2017) -
SVA: The Power of Assertions in SystemVerilog
ανά: Cerny, Eduard, κ.ά.
Έκδοση: (2015) -
Out-of-order Parallel Discrete Event Simulation for Electronic System-level Design
ανά: Chen, Weiwei
Έκδοση: (2015) -
Debug Automation from Pre-Silicon to Post-Silicon
ανά: Dehbashi, Mehdi, κ.ά.
Έκδοση: (2015)