Formal Verification of Simulink/Stateflow Diagrams A Deductive Approach /
This book presents a state-of-the-art technique for formal verification of continuous-time Simulink/Stateflow diagrams, featuring an expressive hybrid system modelling language, a powerful specification logic and deduction-based verification approach, and some impressive, realistic case studies. Rea...
Main Authors: | Zhan, Naijun (Author), Wang, Shuling (Author), Zhao, Hengjun (Author) |
---|---|
Corporate Author: | SpringerLink (Online service) |
Format: | Electronic eBook |
Language: | English |
Published: |
Cham :
Springer International Publishing : Imprint: Springer,
2017.
|
Subjects: | |
Online Access: | Full Text via HEAL-Link |
Similar Items
-
Functional Verification of Dynamically Reconfigurable FPGA-based Systems
by: Gong, Lingkan, et al.
Published: (2015) -
Fundamentals of IP and SoC Security Design, Verification, and Debug /
Published: (2017) -
SVA: The Power of Assertions in SystemVerilog
by: Cerny, Eduard, et al.
Published: (2015) -
Out-of-order Parallel Discrete Event Simulation for Electronic System-level Design
by: Chen, Weiwei
Published: (2015) -
Debug Automation from Pre-Silicon to Post-Silicon
by: Dehbashi, Mehdi, et al.
Published: (2015)