|
|
|
|
| LEADER |
03335nam a22005055i 4500 |
| 001 |
978-3-319-59782-9 |
| 003 |
DE-He213 |
| 005 |
20170830133724.0 |
| 007 |
cr nn 008mamaa |
| 008 |
170830s2017 gw | s |||| 0|eng d |
| 020 |
|
|
|a 9783319597829
|9 978-3-319-59782-9
|
| 024 |
7 |
|
|a 10.1007/978-3-319-59782-9
|2 doi
|
| 040 |
|
|
|d GrThAP
|
| 050 |
|
4 |
|a QA268
|
| 072 |
|
7 |
|a GPJ
|2 bicssc
|
| 072 |
|
7 |
|a GPF
|2 bicssc
|
| 072 |
|
7 |
|a COM031000
|2 bisacsh
|
| 082 |
0 |
4 |
|a 003.54
|2 23
|
| 100 |
1 |
|
|a Giard, Pascal.
|e author.
|
| 245 |
1 |
0 |
|a High-Speed Decoders for Polar Codes
|h [electronic resource] /
|c by Pascal Giard, Claude Thibeault, Warren J. Gross.
|
| 264 |
|
1 |
|a Cham :
|b Springer International Publishing :
|b Imprint: Springer,
|c 2017.
|
| 300 |
|
|
|a XVIII, 98 p. 34 illus., 29 illus. in color.
|b online resource.
|
| 336 |
|
|
|a text
|b txt
|2 rdacontent
|
| 337 |
|
|
|a computer
|b c
|2 rdamedia
|
| 338 |
|
|
|a online resource
|b cr
|2 rdacarrier
|
| 347 |
|
|
|a text file
|b PDF
|2 rda
|
| 505 |
0 |
|
|a 1 Polar Codes -- 2 Fast Low-Complexity Hardware Decoders for Low-Rate Polar Codes -- 3 Low-Latency Software Polar Decoders -- 4 Unrolled Hardware Architectures for Polar Decoders -- 5 Multi-mode Unrolled Polar Decoding -- 6 Conclusion and Future Work -- References -- Index.
|
| 520 |
|
|
|a A new class of provably capacity achieving error-correction codes, polar codes are suitable for many problems, such as lossless and lossy source coding, problems with side information, multiple access channel, etc. The first comprehensive book on the implementation of decoders for polar codes, the authors take a tutorial approach to explain the practical decoder implementation challenges and trade-offs in either software or hardware. They also demonstrate new trade-offs in latency, throughput, and complexity in software implementations for high-performance computing and GPGPUs, and hardware implementations using custom processing elements, full-custom application-specific integrated circuits (ASICs), and field-programmable-gate arrays (FPGAs). Presenting a good overview of this research area and future directions, High-Speed Decoders for Polar Codes is perfect for any researcher or SDR practitioner looking into implementing efficient decoders for polar codes, as well as students and professors in a modern error correction class. As polar codes have been accepted to protect the control channel in the next-generation mobile communication standard (5G) developed by the 3GPP, the audience includes engineers who will have to implement decoders for such codes and hardware engineers designing the backbone of communication networks.
|
| 650 |
|
0 |
|a Computer science.
|
| 650 |
|
0 |
|a Coding theory.
|
| 650 |
|
0 |
|a Electrical engineering.
|
| 650 |
|
0 |
|a Electronic circuits.
|
| 650 |
1 |
4 |
|a Computer Science.
|
| 650 |
2 |
4 |
|a Coding and Information Theory.
|
| 650 |
2 |
4 |
|a Communications Engineering, Networks.
|
| 650 |
2 |
4 |
|a Circuits and Systems.
|
| 650 |
2 |
4 |
|a Signal, Image and Speech Processing.
|
| 700 |
1 |
|
|a Thibeault, Claude.
|e author.
|
| 700 |
1 |
|
|a Gross, Warren J.
|e author.
|
| 710 |
2 |
|
|a SpringerLink (Online service)
|
| 773 |
0 |
|
|t Springer eBooks
|
| 776 |
0 |
8 |
|i Printed edition:
|z 9783319597812
|
| 856 |
4 |
0 |
|u http://dx.doi.org/10.1007/978-3-319-59782-9
|z Full Text via HEAL-Link
|
| 912 |
|
|
|a ZDB-2-SCS
|
| 950 |
|
|
|a Computer Science (Springer-11645)
|
