Logic Synthesis for Finite State Machines Based on Linear Chains of States Foundations, Recent Developments and Challenges /

This book discusses Moore finite state machines (FSMs) implemented with field programmable gate arrays (FPGAs) including look-up table (LUT) elements and embedded memory blocks (EMBs). To minimize the number of LUTs in FSM logic circuits, the authors propose replacing a state register with a state c...

Πλήρης περιγραφή

Λεπτομέρειες βιβλιογραφικής εγγραφής
Κύριοι συγγραφείς: Barkalov, Alexander (Συγγραφέας, http://id.loc.gov/vocabulary/relators/aut), Titarenko, Larysa (http://id.loc.gov/vocabulary/relators/aut), Bieganowski, Jacek (http://id.loc.gov/vocabulary/relators/aut)
Συγγραφή απο Οργανισμό/Αρχή: SpringerLink (Online service)
Μορφή: Ηλεκτρονική πηγή Ηλ. βιβλίο
Γλώσσα:English
Έκδοση: Cham : Springer International Publishing : Imprint: Springer, 2018.
Έκδοση:1st ed. 2018.
Σειρά:Studies in Systems, Decision and Control, 113
Θέματα:
Διαθέσιμο Online:Full Text via HEAL-Link
Πίνακας περιεχομένων:
  • Introduction
  • Finite state machines and field-programmable gate arrays
  • Linear chains in FSMs
  • Hardware reduction for Moore UFSMs
  • Hardware reduction for Mealy UFSMs
  • Hardware reduction for Moore NFSMs
  • Hardware reduction for Moore XFSMs.