Low-Power Design and Power-Aware Verification
Until now, there has been a lack of a complete knowledge base to fully comprehend Low power (LP) design and power aware (PA) verification techniques and methodologies and deploy them all together in a real design verification and implementation project. This book is a first approach to establishing...
| Main Author: | Khondkar, Progyna (Author, http://id.loc.gov/vocabulary/relators/aut) |
|---|---|
| Corporate Author: | SpringerLink (Online service) |
| Format: | Electronic eBook |
| Language: | English |
| Published: |
Cham :
Springer International Publishing : Imprint: Springer,
2018.
|
| Edition: | 1st ed. 2018. |
| Subjects: | |
| Online Access: | Full Text via HEAL-Link |
Similar Items
-
Formal Verification of Floating-Point Hardware Design A Mathematical Approach /
by: Russinoff, David M., et al.
Published: (2019) -
High-level Estimation and Exploration of Reliability for Multi-Processor System-on-Chip
by: Wang, Zheng, et al.
Published: (2018) -
Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation 13th International Workshop, PATMOS 2003, Torino, Italy, September 10-12, 2003, Proceedings /
Published: (2003) -
Test Generation of Crosstalk Delay Faults in VLSI Circuits
by: Jayanthy, S., et al.
Published: (2019) -
Dependable Multicore Architectures at Nanoscale
Published: (2018)