Security Policy in System-on-Chip Designs Specification, Implementation and Verification /

This book offers readers comprehensive coverage of security policy specification using new policy languages, implementation of security policies in Systems-on-Chip (SoC) - current industrial practice, as well as emerging approaches to architecting SoC security policies and security policy verificati...

Full description

Bibliographic Details
Main Authors: Ray, Sandip (Author, http://id.loc.gov/vocabulary/relators/aut), Basak, Abhishek (http://id.loc.gov/vocabulary/relators/aut), Bhunia, Swarup (http://id.loc.gov/vocabulary/relators/aut)
Corporate Author: SpringerLink (Online service)
Format: Electronic eBook
Language:English
Published: Cham : Springer International Publishing : Imprint: Springer, 2019.
Edition:1st ed. 2019.
Subjects:
Online Access:Full Text via HEAL-Link
LEADER 04230nam a2200517 4500
001 978-3-319-93464-8
003 DE-He213
005 20191028131508.0
007 cr nn 008mamaa
008 181009s2019 gw | s |||| 0|eng d
020 |a 9783319934648  |9 978-3-319-93464-8 
024 7 |a 10.1007/978-3-319-93464-8  |2 doi 
040 |d GrThAP 
050 4 |a TK7888.4 
072 7 |a TJFC  |2 bicssc 
072 7 |a TEC008010  |2 bisacsh 
072 7 |a TJFC  |2 thema 
082 0 4 |a 621.3815  |2 23 
100 1 |a Ray, Sandip.  |e author.  |4 aut  |4 http://id.loc.gov/vocabulary/relators/aut 
245 1 0 |a Security Policy in System-on-Chip Designs  |h [electronic resource] :  |b Specification, Implementation and Verification /  |c by Sandip Ray, Abhishek Basak, Swarup Bhunia. 
250 |a 1st ed. 2019. 
264 1 |a Cham :  |b Springer International Publishing :  |b Imprint: Springer,  |c 2019. 
300 |a IX, 116 p. 30 illus. in color.  |b online resource. 
336 |a text  |b txt  |2 rdacontent 
337 |a computer  |b c  |2 rdamedia 
338 |a online resource  |b cr  |2 rdacarrier 
347 |a text file  |b PDF  |2 rda 
505 0 |a Chapter1: SoC Security Policies: The State of the Practice -- Chapter2: E-IIPS: A Centralized Policy Implementation Architecture -- Chapter3: Exploiting Design-for-Debug in SoC Security Policy Architecture -- Chapter4: Security Assurance in SoC in presence of Untrusted IP Blocks -- Chapter5: A Move Towards a Hardware Patch -- Chapter6: SoC Security Policy Verification -- Chapter7: SoC Security Policies: Summary and Future Directions. 
520 |a This book offers readers comprehensive coverage of security policy specification using new policy languages, implementation of security policies in Systems-on-Chip (SoC) - current industrial practice, as well as emerging approaches to architecting SoC security policies and security policy verification. The authors focus on a promising security architecture for implementing security policies, which satisfies the goals of flexibility, verification, and upgradability from the ground up, including a plug-and-play hardware block in which all policy implementations are enclosed. Using this architecture, they discuss the ramifications of designing SoC security policies, including effects on non-functional properties (power/performance), debug, validation, and upgrade. The authors also describe a systematic approach for "hardware patching", i.e., upgrading hardware implementations of security requirements safely, reliably, and securely in the field, meeting a critical need for diverse Internet of Things (IoT) devices. Provides comprehensive coverage of SoC security requirements, security policies, languages, and security architecture for current and emerging computing devices; Explodes myths and ambiguities in SoC security policy implementations, and provide a rigorous treatment of the subject; Demonstrates a rigorous, step-by-step approach to developing a diversity of SoC security policies; Introduces a rigorous, disciplined approach to "hardware patching", i.e., secure technique for updating hardware functionality of computing devices in-field; Includes discussion of current and emerging approaches for security policy verification. 
650 0 |a Electronic circuits. 
650 0 |a Microprocessors. 
650 0 |a Electronics. 
650 0 |a Microelectronics. 
650 1 4 |a Circuits and Systems.  |0 http://scigraph.springernature.com/things/product-market-codes/T24068 
650 2 4 |a Processor Architectures.  |0 http://scigraph.springernature.com/things/product-market-codes/I13014 
650 2 4 |a Electronics and Microelectronics, Instrumentation.  |0 http://scigraph.springernature.com/things/product-market-codes/T24027 
700 1 |a Basak, Abhishek.  |e author.  |4 aut  |4 http://id.loc.gov/vocabulary/relators/aut 
700 1 |a Bhunia, Swarup.  |e author.  |4 aut  |4 http://id.loc.gov/vocabulary/relators/aut 
710 2 |a SpringerLink (Online service) 
773 0 |t Springer eBooks 
776 0 8 |i Printed edition:  |z 9783319934631 
776 0 8 |i Printed edition:  |z 9783319934655 
776 0 8 |i Printed edition:  |z 9783030066666 
856 4 0 |u https://doi.org/10.1007/978-3-319-93464-8  |z Full Text via HEAL-Link 
912 |a ZDB-2-ENG 
950 |a Engineering (Springer-11647)