Finite State Machine Logic Synthesis for Complex Programmable Logic Devices

This book is a monograph devoted to logic synthesis and optimization for CPLDs. CPLDs' macrocell can also be interpreted as programmable AND-fixed OR structure, well known as PAL-based structure. The question is: what should be done when the number of implicants representing function exceeds th...

Πλήρης περιγραφή

Λεπτομέρειες βιβλιογραφικής εγγραφής
Κύριοι συγγραφείς: Czerwinski, Robert (Συγγραφέας), Kania, Dariusz (Συγγραφέας)
Συγγραφή απο Οργανισμό/Αρχή: SpringerLink (Online service)
Μορφή: Ηλεκτρονική πηγή Ηλ. βιβλίο
Γλώσσα:English
Έκδοση: Berlin, Heidelberg : Springer Berlin Heidelberg : Imprint: Springer, 2013.
Σειρά:Lecture Notes in Electrical Engineering, 231
Θέματα:
Διαθέσιμο Online:Full Text via HEAL-Link
LEADER 02718nam a22004935i 4500
001 978-3-642-36166-1
003 DE-He213
005 20151121051942.0
007 cr nn 008mamaa
008 130125s2013 gw | s |||| 0|eng d
020 |a 9783642361661  |9 978-3-642-36166-1 
024 7 |a 10.1007/978-3-642-36166-1  |2 doi 
040 |d GrThAP 
050 4 |a TK7888.4 
072 7 |a TJFC  |2 bicssc 
072 7 |a TEC008010  |2 bisacsh 
082 0 4 |a 621.3815  |2 23 
100 1 |a Czerwinski, Robert.  |e author. 
245 1 0 |a Finite State Machine Logic Synthesis for Complex Programmable Logic Devices  |h [electronic resource] /  |c by Robert Czerwinski, Dariusz Kania. 
264 1 |a Berlin, Heidelberg :  |b Springer Berlin Heidelberg :  |b Imprint: Springer,  |c 2013. 
300 |a XV, 172 p.  |b online resource. 
336 |a text  |b txt  |2 rdacontent 
337 |a computer  |b c  |2 rdamedia 
338 |a online resource  |b cr  |2 rdacarrier 
347 |a text file  |b PDF  |2 rda 
490 1 |a Lecture Notes in Electrical Engineering,  |x 1876-1100 ;  |v 231 
505 0 |a Introduction -- Definitions and Basic Properties -- Synthesis of FSMs -- State Assignment Algorithms -- Theoretical Background of Technology-Dependent Optimization -- The Algorithm of Area Optimization Based on Graphs of Outputs -- Conclusions -- Output File Format -- Conclusion. 
520 |a This book is a monograph devoted to logic synthesis and optimization for CPLDs. CPLDs' macrocell can also be interpreted as programmable AND-fixed OR structure, well known as PAL-based structure. The question is: what should be done when the number of implicants representing function exceeds the number of product terms available in a logic block. The answer is ... in the book. Logic synthesis and optimization methods dedicated for PAL-based structures are proposed. The methods strive to find the optimum fit for the combinational logic and finite state machines to the structure of the logic device and aim at area and speed optimization. The theoretical background and complete strategies are richly illustrated with examples and figures. 
650 0 |a Engineering. 
650 0 |a Logic design. 
650 0 |a Engineering design. 
650 0 |a Electronic circuits. 
650 1 4 |a Engineering. 
650 2 4 |a Circuits and Systems. 
650 2 4 |a Logic Design. 
650 2 4 |a Engineering Design. 
700 1 |a Kania, Dariusz.  |e author. 
710 2 |a SpringerLink (Online service) 
773 0 |t Springer eBooks 
776 0 8 |i Printed edition:  |z 9783642361654 
830 0 |a Lecture Notes in Electrical Engineering,  |x 1876-1100 ;  |v 231 
856 4 0 |u http://dx.doi.org/10.1007/978-3-642-36166-1  |z Full Text via HEAL-Link 
912 |a ZDB-2-ENG 
950 |a Engineering (Springer-11647)