Finite State Machine Logic Synthesis for Complex Programmable Logic Devices
This book is a monograph devoted to logic synthesis and optimization for CPLDs. CPLDs' macrocell can also be interpreted as programmable AND-fixed OR structure, well known as PAL-based structure. The question is: what should be done when the number of implicants representing function exceeds th...
Κύριοι συγγραφείς: | Czerwinski, Robert (Συγγραφέας), Kania, Dariusz (Συγγραφέας) |
---|---|
Συγγραφή απο Οργανισμό/Αρχή: | SpringerLink (Online service) |
Μορφή: | Ηλεκτρονική πηγή Ηλ. βιβλίο |
Γλώσσα: | English |
Έκδοση: |
Berlin, Heidelberg :
Springer Berlin Heidelberg : Imprint: Springer,
2013.
|
Σειρά: | Lecture Notes in Electrical Engineering,
231 |
Θέματα: | |
Διαθέσιμο Online: | Full Text via HEAL-Link |
Παρόμοια τεκμήρια
-
New Data Structures and Algorithms for Logic Synthesis and Verification
ανά: Amaru, Luca Gaetano
Έκδοση: (2017) -
Introduction to Logic Circuits & Logic Design with Verilog
ανά: LaMeres, Brock J.
Έκδοση: (2017) -
Introduction to Logic Circuits & Logic Design with VHDL
ανά: LaMeres, Brock J.
Έκδοση: (2017) -
Logic Circuit Design Selected Methods /
ανά: Vingron, Shimon P.
Έκδοση: (2012) -
Digital Logic Design Using Verilog Coding and RTL Synthesis /
ανά: Taraate, Vaibbhav
Έκδοση: (2016)