|
|
|
|
LEADER |
03333nam a22004695i 4500 |
001 |
978-3-658-08047-1 |
003 |
DE-He213 |
005 |
20151204172225.0 |
007 |
cr nn 008mamaa |
008 |
141110s2014 gw | s |||| 0|eng d |
020 |
|
|
|a 9783658080471
|9 978-3-658-08047-1
|
024 |
7 |
|
|a 10.1007/978-3-658-08047-1
|2 doi
|
040 |
|
|
|d GrThAP
|
050 |
|
4 |
|a QA75.5-76.95
|
050 |
|
4 |
|a TK7885-7895
|
072 |
|
7 |
|a UK
|2 bicssc
|
072 |
|
7 |
|a COM067000
|2 bisacsh
|
082 |
0 |
4 |
|a 004
|2 23
|
100 |
1 |
|
|a Biedermann, Alexander.
|e author.
|
245 |
1 |
0 |
|a Design Concepts for a Virtualizable Embedded MPSoC Architecture
|h [electronic resource] :
|b Enabling Virtualization in Embedded Multi-Processor Systems /
|c by Alexander Biedermann.
|
264 |
|
1 |
|a Wiesbaden :
|b Springer Fachmedien Wiesbaden :
|b Imprint: Springer Vieweg,
|c 2014.
|
300 |
|
|
|a XXVI, 208 p. 125 illus.
|b online resource.
|
336 |
|
|
|a text
|b txt
|2 rdacontent
|
337 |
|
|
|a computer
|b c
|2 rdamedia
|
338 |
|
|
|a online resource
|b cr
|2 rdacarrier
|
347 |
|
|
|a text file
|b PDF
|2 rda
|
505 |
0 |
|
|a The “Nulticore” Dilemma -- Virtualizable Architecture for embedded MPSoC -- The Virtualizable MPSoC: Requirements, Concepts, and Design Flows -- Application Scenarios -- Conclusion and Outlook.
|
520 |
|
|
|a Alexander Biedermann presents a generic hardware-based virtualization approach, which may transform an array of any off-the-shelf embedded processors into a multi-processor system with high execution dynamism. Based on this approach, he highlights concepts for the design of energy aware systems, self-healing systems as well as parallelized systems. For the latter, the novel so-called Agile Processing scheme is introduced by the author, which enables a seamless transition between sequential and parallel execution schemes. The design of such virtualizable systems is further aided by introduction of a dedicated design framework, which integrates into existing, commercial workflows. As a result, this book provides comprehensive design flows for the design of embedded multi-processor systems-on-chip. Contents Virtualization for Embedded Processors Generic Virtualization Layer for Multi-Processor Systems-on-Chip Design Flow for Self-Healing Systems Design Flow for Agile Processing Systems Target Groups Scientists and students in the field of embedded systems, especially reconfigurable systems Engineers in the field of embedded HW/SW systems, such as in the automotive domain About the Author Alexander Biedermann completed his doctoral thesis at the Integrated Circuits and Systems Lab, Technische Universität Darmstadt, and at the Center for Advanced Security Research Darmstadt (CASED) under supervision of Prof. Dr.-Ing. Sorin A. Huss.
|
650 |
|
0 |
|a Computer science.
|
650 |
|
0 |
|a Computer hardware.
|
650 |
|
0 |
|a Computer organization.
|
650 |
|
0 |
|a Software engineering.
|
650 |
1 |
4 |
|a Computer Science.
|
650 |
2 |
4 |
|a Computer Hardware.
|
650 |
2 |
4 |
|a Computer Systems Organization and Communication Networks.
|
650 |
2 |
4 |
|a Software Engineering/Programming and Operating Systems.
|
710 |
2 |
|
|a SpringerLink (Online service)
|
773 |
0 |
|
|t Springer eBooks
|
776 |
0 |
8 |
|i Printed edition:
|z 9783658080464
|
856 |
4 |
0 |
|u http://dx.doi.org/10.1007/978-3-658-08047-1
|z Full Text via HEAL-Link
|
912 |
|
|
|a ZDB-2-SCS
|
950 |
|
|
|a Computer Science (Springer-11645)
|