Multiple Constant Multiplication Optimizations for Field Programmable Gate Arrays

This work covers field programmable gate array (FPGA)-specific optimizations of circuits computing the multiplication of a variable by several constants, commonly denoted as multiple constant multiplication (MCM). These optimizations focus on low resource usage but high performance. They comprise th...

Πλήρης περιγραφή

Λεπτομέρειες βιβλιογραφικής εγγραφής
Κύριος συγγραφέας: Kumm, Martin (Συγγραφέας)
Συγγραφή απο Οργανισμό/Αρχή: SpringerLink (Online service)
Μορφή: Ηλεκτρονική πηγή Ηλ. βιβλίο
Γλώσσα:English
Έκδοση: Wiesbaden : Springer Fachmedien Wiesbaden : Imprint: Springer Vieweg, 2016.
Θέματα:
Διαθέσιμο Online:Full Text via HEAL-Link
LEADER 03364nam a22004695i 4500
001 978-3-658-13323-8
003 DE-He213
005 20160413105100.0
007 cr nn 008mamaa
008 160413s2016 gw | s |||| 0|eng d
020 |a 9783658133238  |9 978-3-658-13323-8 
024 7 |a 10.1007/978-3-658-13323-8  |2 doi 
040 |d GrThAP 
050 4 |a TK1-9971 
072 7 |a THR  |2 bicssc 
072 7 |a TEC007000  |2 bisacsh 
082 0 4 |a 621.3  |2 23 
100 1 |a Kumm, Martin.  |e author. 
245 1 0 |a Multiple Constant Multiplication Optimizations for Field Programmable Gate Arrays  |h [electronic resource] /  |c by Martin Kumm. 
264 1 |a Wiesbaden :  |b Springer Fachmedien Wiesbaden :  |b Imprint: Springer Vieweg,  |c 2016. 
300 |a XXXIII, 206 p. 47 illus.  |b online resource. 
336 |a text  |b txt  |2 rdacontent 
337 |a computer  |b c  |2 rdamedia 
338 |a online resource  |b cr  |2 rdacarrier 
347 |a text file  |b PDF  |2 rda 
505 0 |a Heuristic and ILP-Based Optimal Solutions for the Pipelined Multiple Constant Multiplication Problem -- Methods to Integrate Embedded Multipliers, LUT-Based Constant Multipliers and Ternary (3-Input) Adders -- An Optimized Multiple Constant Multiplication Architecture Using Floating Point Arithmetic. . 
520 |a This work covers field programmable gate array (FPGA)-specific optimizations of circuits computing the multiplication of a variable by several constants, commonly denoted as multiple constant multiplication (MCM). These optimizations focus on low resource usage but high performance. They comprise the use of fast carry-chains in adder-based constant multiplications including ternary (3-input) adders as well as the integration of look-up table-based constant multipliers and embedded multipliers to get the optimal mapping to modern FPGAs. The proposed methods can be used for the efficient implementation of digital filters, discrete transforms and many other circuits in the domain of digital signal processing, communication and image processing. Contents Heuristic and ILP-Based Optimal Solutions for the Pipelined Multiple Constant Multiplication Problem Methods to Integrate Embedded Multipliers, LUT-Based Constant Multipliers and Ternary (3-Input) Adders An Optimized Multiple Constant Multiplication Architecture Using Floating Point Arithmetic Target Groups Researchers and students of electrical engineering and computer science Practitioners in the area of FPGAs and signal processing or digital arithmetic The Author Martin Kumm is working as a postdoctoral researcher at the University of Kassel. His current research interests are digital arithmetic, digital signal processing and discrete optimization, all in the context of field programmable gate arrays. . 
650 0 |a Engineering. 
650 0 |a Computer hardware. 
650 0 |a Applied mathematics. 
650 0 |a Engineering mathematics. 
650 0 |a Electrical engineering. 
650 1 4 |a Engineering. 
650 2 4 |a Electrical Engineering. 
650 2 4 |a Computer Hardware. 
650 2 4 |a Appl.Mathematics/Computational Methods of Engineering. 
710 2 |a SpringerLink (Online service) 
773 0 |t Springer eBooks 
776 0 8 |i Printed edition:  |z 9783658133221 
856 4 0 |u http://dx.doi.org/10.1007/978-3-658-13323-8  |z Full Text via HEAL-Link 
912 |a ZDB-2-ENG 
950 |a Engineering (Springer-11647)