Digital Logic Design Using Verilog Coding and RTL Synthesis /
This book is designed to serve as a hands-on professional reference with additional utility as a textbook for upper undergraduate and some graduate courses in digital logic design. This book is organized in such a way that that it can describe a number of RTL design scenarios, from simple to complex...
| Κύριος συγγραφέας: | Taraate, Vaibbhav (Συγγραφέας) |
|---|---|
| Συγγραφή απο Οργανισμό/Αρχή: | SpringerLink (Online service) |
| Μορφή: | Ηλεκτρονική πηγή Ηλ. βιβλίο |
| Γλώσσα: | English |
| Έκδοση: |
New Delhi :
Springer India : Imprint: Springer,
2016.
|
| Θέματα: | |
| Διαθέσιμο Online: | Full Text via HEAL-Link |
Παρόμοια τεκμήρια
-
High Performance Integer Arithmetic Circuit Design on FPGA Architecture, Implementation and Design Automation /
ανά: Palchaudhuri, Ayan, κ.ά.
Έκδοση: (2016) -
Advanced Symbolic Analysis for VLSI Systems Methods and Applications /
ανά: Shi, Guoyong, κ.ά.
Έκδοση: (2014) -
Logic Synthesis for FSM-Based Control Units
ανά: Barkalov, Alexander, κ.ά.
Έκδοση: (2009) -
VLSI Physical Design: From Graph Partitioning to Timing Closure
ανά: Kahng, Andrew B., κ.ά.
Έκδοση: (2011) -
PLD Based Design with VHDL RTL Design, Synthesis and Implementation /
ανά: Taraate, Vaibbhav
Έκδοση: (2017)