Network-on-Chip Architectures A Holistic Design Exploration /
The continuing reduction of feature sizes into the nanoscale regime has led to dramatic increases in transistor densities. Integration at these levels has highlighted the criticality of the on-chip interconnects. Network-on-Chip (NoC) architectures are viewed as a possible solution to burgeoning glo...
Κύριοι συγγραφείς: | Nicopoulos, Chrysostomos (Συγγραφέας), Narayanan, Vijaykrishnan (Συγγραφέας), Das, Chita R. (Συγγραφέας) |
---|---|
Συγγραφή απο Οργανισμό/Αρχή: | SpringerLink (Online service) |
Μορφή: | Ηλεκτρονική πηγή Ηλ. βιβλίο |
Γλώσσα: | English |
Έκδοση: |
Dordrecht :
Springer Netherlands,
2010.
|
Σειρά: | Lecture Notes in Electrical Engineering,
45 |
Θέματα: | |
Διαθέσιμο Online: | Full Text via HEAL-Link |
Παρόμοια τεκμήρια
-
Reconfigurable Networks-on-Chip
ανά: Chen, Sao-Jie, κ.ά.
Έκδοση: (2012) -
Modeling, Analysis and Optimization of Network-on-Chip Communication Architectures
ανά: Ogras, Umit Y., κ.ά.
Έκδοση: (2013) -
Multiprocessor Systems on Chip Design Space Exploration /
ανά: Kempf, Torsten, κ.ά.
Έκδοση: (2011) -
Designing 2D and 3D Network-on-Chip Architectures
ανά: Tatas, Konstantinos, κ.ά.
Έκδοση: (2014) -
Microarchitecture of Network-on-Chip Routers A Designer's Perspective /
ανά: Dimitrakopoulos, Giorgos, κ.ά.
Έκδοση: (2015)