Network-on-Chip Architectures A Holistic Design Exploration /
The continuing reduction of feature sizes into the nanoscale regime has led to dramatic increases in transistor densities. Integration at these levels has highlighted the criticality of the on-chip interconnects. Network-on-Chip (NoC) architectures are viewed as a possible solution to burgeoning glo...
| Main Authors: | Nicopoulos, Chrysostomos (Author), Narayanan, Vijaykrishnan (Author), Das, Chita R. (Author) |
|---|---|
| Corporate Author: | SpringerLink (Online service) |
| Format: | Electronic eBook |
| Language: | English |
| Published: |
Dordrecht :
Springer Netherlands,
2010.
|
| Series: | Lecture Notes in Electrical Engineering,
45 |
| Subjects: | |
| Online Access: | Full Text via HEAL-Link |
Similar Items
-
Reconfigurable Networks-on-Chip
by: Chen, Sao-Jie, et al.
Published: (2012) -
Modeling, Analysis and Optimization of Network-on-Chip Communication Architectures
by: Ogras, Umit Y., et al.
Published: (2013) -
Multiprocessor Systems on Chip Design Space Exploration /
by: Kempf, Torsten, et al.
Published: (2011) -
Designing 2D and 3D Network-on-Chip Architectures
by: Tatas, Konstantinos, et al.
Published: (2014) -
Microarchitecture of Network-on-Chip Routers A Designer's Perspective /
by: Dimitrakopoulos, Giorgos, et al.
Published: (2015)