Quality-Driven SystemC Design

Faced with the steadily increasing complexity and rapidly shortening time-to-market requirements designing electronic systems is a very challenging task. To manage this situation effectively the level of abstraction in modeling has been raised during the past years in the computer aided design commu...

Πλήρης περιγραφή

Λεπτομέρειες βιβλιογραφικής εγγραφής
Κύριοι συγγραφείς: Große, Daniel (Συγγραφέας), Drechsler, Rolf (Συγγραφέας)
Συγγραφή απο Οργανισμό/Αρχή: SpringerLink (Online service)
Μορφή: Ηλεκτρονική πηγή Ηλ. βιβλίο
Γλώσσα:English
Έκδοση: Dordrecht : Springer Netherlands, 2010.
Θέματα:
Διαθέσιμο Online:Full Text via HEAL-Link
LEADER 03474nam a22004695i 4500
001 978-90-481-3631-5
003 DE-He213
005 20151125162339.0
007 cr nn 008mamaa
008 100301s2010 ne | s |||| 0|eng d
020 |a 9789048136315  |9 978-90-481-3631-5 
024 7 |a 10.1007/978-90-481-3631-5  |2 doi 
040 |d GrThAP 
050 4 |a TK7888.4 
072 7 |a TJFC  |2 bicssc 
072 7 |a TEC008010  |2 bisacsh 
082 0 4 |a 621.3815  |2 23 
100 1 |a Große, Daniel.  |e author. 
245 1 0 |a Quality-Driven SystemC Design  |h [electronic resource] /  |c by Daniel Große, Rolf Drechsler. 
264 1 |a Dordrecht :  |b Springer Netherlands,  |c 2010. 
300 |a XIX, 170 p.  |b online resource. 
336 |a text  |b txt  |2 rdacontent 
337 |a computer  |b c  |2 rdamedia 
338 |a online resource  |b cr  |2 rdacarrier 
347 |a text file  |b PDF  |2 rda 
505 0 |a Preliminaries -- System-Level Verification -- Block-Level Verification -- Top-Level Verification -- Summary and Conclusions. 
520 |a Faced with the steadily increasing complexity and rapidly shortening time-to-market requirements designing electronic systems is a very challenging task. To manage this situation effectively the level of abstraction in modeling has been raised during the past years in the computer aided design community. Meanwhile, for the so-called system-level design the system description language SystemC has become the de facto standard. However, while modeling from abstract to synthesizable descriptions in combination with specification concepts like Transaction Level Modeling (TLM) leads to very good results, the verification quality is poor. The two main reasons are that (1) the existing SystemC verification techniques do not escort the different abstraction levels effectively and (2) in particular the resulting quality in terms of the covered functionality is only checked manually. Hence, due to the increasing design complexity the number of undetected errors is growing rapidly. Therefore a quality-driven design and verification flow for digital systems is developed and presented in Quality-Driven SystemC Design. Two major enhancements characterize the new flow: First, dedicated verification techniques are integrated which target the different levels of abstraction. Second, each verification technique is complemented by an approach to measure the achieved verification quality. The new flow distinguishes three levels of abstraction (namely system level, top level and block level) and can be incorporated in existing approaches. After reviewing the preliminary concepts, in the following chapters the three levels for modeling and verification are considered in detail. At each level the verification quality is measured. In summary, following the new design and verification flow a high overall quality results. 
650 0 |a Engineering. 
650 0 |a Microprocessors. 
650 0 |a Software engineering. 
650 0 |a Electronic circuits. 
650 1 4 |a Engineering. 
650 2 4 |a Circuits and Systems. 
650 2 4 |a Software Engineering/Programming and Operating Systems. 
650 2 4 |a Register-Transfer-Level Implementation. 
700 1 |a Drechsler, Rolf.  |e author. 
710 2 |a SpringerLink (Online service) 
773 0 |t Springer eBooks 
776 0 8 |i Printed edition:  |z 9789048136308 
856 4 0 |u http://dx.doi.org/10.1007/978-90-481-3631-5  |z Full Text via HEAL-Link 
912 |a ZDB-2-ENG 
950 |a Engineering (Springer-11647)